



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Betalls	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	33MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	POR
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p87c54x2ba-512

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

P80C3xX2; P80C5xX2; P87C5xX2

P80C31/32X2 ORDERING INFORMATION (ROMLESS)

Type number	Package				
	Name	Description	Version	Range (°C)	
P80C31X2BA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	0 to +70	
P80C31X2BN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	0 to +70	
P80C32X2BA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	0 to +70	
P80C32X2BN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	0 to +70	
P80C32X2BBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	0 to +70	
P80C32X2FA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	-40 to +85	
P80C32X2FN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	-40 to +85	

P87C51X2 ORDERING INFORMATION (4 KBYTE OTP)

Type number	Package					
	Name	Description	Version	Range (°C)		
P87C51X2BA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	0 to +70		
P87C51X2BN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	0 to +70		
P87C51X2BBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	0 to +70		
P87C51X2FA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	-40 to +85		
P87C51X2FBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	-40 to +85		

P87C52X2 ORDERING INFORMATION (8 KBYTE OTP)

Type number	Package	Temperature		
	Name	Description	Version	Range (°C)
P87C52X2BA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	0 to +70
P87C52X2BN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	0 to +70
P87C52X2BBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	0 to +70
P87C52X2FA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	-40 to +85
P87C52X2FN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	-40 to +85
P87C52X2FBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	-40 to +85

P87C54X2 ORDERING INFORMATION (16 KBYTE OTP)

Type number	Package					
	Name	Description	Version	Range (°C)		
P87C54X2BA	PLCC44	plastic lead chip carrier; 44 leads	SOT187-2	0 to +70		
P87C54X2BN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	0 to +70		
P87C54X2BBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	0 to +70		
P87C54X2BDH	TSSOP38	plastic thin shrink small outline package; 38 leads; body width 4.4 mm; lead pitch 0.5 mm	SOT510-1	0 to +70		
P87C54X2FA	PLCC44	plastic lead chip carrier; 44 leads	SOT187-2	-40 to +85		
P87C54X2FBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	-40 to +85		

P87C58X2 ORDERING INFORMATION (32 KBYTE OTP)

Type number	Package					
	Name	Description	Version	Range (°C)		
P87C58X2BA	PLCC44	plastic lead chip carrier; 44 leads	SOT187-2	0 to +70		
P87C58X2BN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	0 to +70		
P87C58X2BBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	0 to +70		
P87C58X2FA	PLCC44	plastic lead chip carrier; 44 leads	SOT187-2	-40 to +85		
P87C58X2FBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	-40 to +85		
P87C58X2FN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	-40 to +85		

All OTP parts listed here are also available as ROM parts (80C5xX2). Please contact your Philips representative if you would like to order a ROM part.

Product data

P80C3xX2; P80C5xX2; P87C5xX2

PART NUMBER DERIVATION

Memory			Temperature Range	Package
P87C51X2 7 = OTP 0 = ROM or ROMless	1 = 128 BYTES RAM 4 KBYTES ROM/OTP 2 = 256 BYTES RAM 8 KBYTES ROM/OTP 4 = 256 BYTES RAM 16 KBYTES ROM/OTP 8 = 256 BYTES RAM	X2 = 6-clock mode available	B = 0 °C TO +70 °C F = -40 °C TO +85 °C	A = PLCC N = DIP BD = LQFP DH = TSSOP
	32 KBYTES ROM/OTP			

The following table illustrates the correlation between operating mode, power supply and maximum external clock frequency:

Operating Mode	Power Supply	Maximum Clock Frequency
6-clock	5 V ± 10%	30 MHz
6-clock	2.7 V to 5.5 V	16 MHz
12-clock	5 V ± 10%	33 MHz
12-clock	2.7 V to 5.5 V	16 MHz

P87C5xX2

P80C3xX2; P80C5xX2;

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)



Figure 5. Timer/Counter 0 Mode 3: Two 8-Bit Counters

TIMER 2 OPERATION

Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by C/T2 in the special function register T2CON (see Figure 6). Timer 2 has three operating modes: Capture, Auto-reload (up or down counting), and Baud Rate Generator, which are selected by bits in the T2CON as shown in Table 4.

Capture Mode

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then timer 2 is a 16-bit timer or counter (as selected by C/T2 in T2CON) which, upon overflowing, sets bit TF2, the timer 2 overflow bit. This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2=1, Timer 2 operates as described above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 (like TF2) can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt. The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt). The capture mode is illustrated in Figure 7 (There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2EX pin transitions or osc/12 (12-clock Mode) or osc/6 (6-clock Mode) pulses).

Auto-Reload Mode (Up or Down Counter)

In the 16-bit auto-reload mode, Timer 2 can be configured as either a timer or counter (C/T2 in T2CON), then programmed to count up or down. The counting direction is determined by bit DCEN (Down

Counter Enable) which is located in the T2MOD register (see Figure 8). After reset, DCEN=0 which means Timer 2 will default to counting up. If DCEN is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 9 shows Timer 2 which will count up automatically since DCEN=0. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by software.

If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

In Figure 10 DCEN=1 which enables Timer 2 to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX, Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.

A logic 0 applied to pin T2EX causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. A Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode of operation.

P80C3xX2; P80C5xX2; P87C5xX2



Figure 7. Timer 2 in Capture Mode

T2MOD	Address	= 0C9H							Reset Va	lue = XXXX XX00E
	Not Bit Ad	dressal	ble							
		7	6	5	4	3	2	1	0	
		_	_	_	_	_	_	T2OE	DCEN	
Symbol	Positior	1		unction lot implemer	nted. reserve	ed for future	use.*			
T2OE	T2MOD.	1		imer 2 Outp						
DCEN T2MOD.0 Down Count Enable bit. When set, this allows Timer 2 to be configured as an up/down counter. T User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.										

Figure 8. Timer 2 Mode (T2MOD) Control Register

P80C3xX2; P80C5xX2; P87C5xX2

Enhanced UART operation

In addition to the standard operation modes, the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The UART also fully supports multiprocessor communication.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 18). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 19.

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 20.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 000	0
	SADEN	=	<u>1111 110</u>	1
	Given	=	1100 00>	(0)

Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

P80C3xX2; P80C5xX2; P87C5xX2

		7	6	5	4	3	2	1	0	
		SM0/FE	SM1	SM2	REN	TB8	RB8	ТІ	RI]
	(S	MOD0 =	0/1)*	-						-
Symbol	Positi	on	Function	ı						
FE	SCON	.7	cleared b		ames but sho					ected. The FE bit is not ust be set to enable
SM0	SCON	.7	Serial Po	rt Mode E	Bit 0, (SMOD	0 must = 0 to	access bit	SM0)		
SM1	SCON	.6	Serial Po	rt Mode E	Bit 1					
			SM0	SM1	Mode	Description	Bau	d Rate**		
			0	0	0	shift register	fosc	/12 (12-clk r	mode) or f _O	_{SC} /6 (6-clk mode)
			0	1	1	8-bit UART	varia			
			1	0	2	9-bit UART	fosc	/32 (12-cloc		16 (6-clock mode) or
			1	1	3	9-bit UART	varia	ble		
SM2	SCON	.5	unless th Broadcas	e receive st Address	d 9th data bit s. In Mode 1,	(RB8) is 1, ir if SM2 = 1 th	ndicating a en RI will r	n address, a lot be activa	and the rece ated unless	1 then RI will not be set eived byte is a Given or a valid stop bit was SM2 should be 0.
REN	SCON	.4	Enables	serial rece	eption. Set by	/ software to	enable rec	eption. Clea	ar by softwa	re to disable reception.
TB8	SCON	.3	The 9th o	data bit the	at will be trar	smitted in Mo	des 2 and	3. Set or cl	ear by softw	vare as desired.
RB8	SCON	.2	was rece	ived.	the 9th data not used.	bit that was re	eceived. In	Mode 1, if	SM2 = 0, R	B8 is the stop bit that
TI	SCON	.1								0, or at the beginning of software.
RI	SCON	.0		the stop bit in the other modes, in any serial transmission. Must be cleared by software. Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by software						
					other modes	s, in any seria	l reception	(except see	e SM2). Mu	st be cleared by

Figure 18. SCON: Serial Port Control Register

P80C3xX2; P80C5xX2; P87C5xX2



Figure 19. UART Framing Error Detection



Figure 20. UART Multiprocessor Communication, Automatic Address Recognition

P80C3xX2; P80C5xX2; P87C5xX2

Interrupt Priority Structure



Figure 21. Interrupt Sources

Interrupts

The devices described in this data sheet provide six interrupt sources. These are shown in Figure 21. The External Interrupts INTO and INT1 can each be either level-activated or transition-activated, depending on bits ITO and IT1 in Register TCON. The flags that actually generate these interrupts are bits IE0 and IE1 in TCON. When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored to only if the interrupt was transition-activated. If the interrupt was level-activated, then the external requesting source is what controls the request flag, rather than the on-chip hardware.

The Timer 0 and Timer 1 Interrupts are generated by TF0 and TF1, which are set by a rollover in their respective Timer/Counter registers (except see Timer 0 in Mode 3). When a timer interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored to.

The Serial Port Interrupt is generated by the logical OR of RI and TI. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine will normally have to determine whether it was RI or TI that generated the interrupt, and the bit will have to be cleared in software.

All of the bits that generate interrupts can be set or cleared by software, with the same result as though it had been set or cleared by hardware. That is, interrupts can be generated or pending interrupts can be canceled in software.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE (Figure 22). IE also contains a global disable bit, \overline{EA} , which disables all interrupts at once.

Priority Level Structure

Each interrupt source can also be individually programmed to one of four priority levels by setting or clearing bits in Special Function Registers IP (Figure 23) and IPH (Figure 24). A lower-priority interrupt can itself be interrupted by a higher-priority interrupt, but not by another interrupt of the same level. A high-priority level 3 interrupt can't be interrupted by any other interrupt source.

If two request of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as follows:

Source

Priority Within Level (highest)

1. IE0 (External Int 0)

- 2. TF0 (Timer 0)
- 3. IE1 (External Int 1)
- 4. TF1 (Timer 1)
- 5. RI+TI (UART)
 6. TF2, EXF2 (Timer 2)

(lowest)

Note that the "priority within level" structure is only used to resolve simultaneous requests of the same priority level.

The IP and IPH registers contain a number of unimplemented bits. User software should not write 1s to these positions, since they may be used in other 80C51 Family products.

How Interrupts Are Handled

The interrupt flags are sampled at S5P2 of every machine cycle. The samples are polled during the following machine cycle. If one of the flags was in a set condition at S5P2 of the preceding cycle, the polling cycle will find it and the interrupt system will generate an LCALL to the appropriate service routine, provided this hardware-generated LCALL is not blocked by any of the following conditions:

- 1. An interrupt of equal or higher priority level is already in progress.
- 2. The current (polling) cycle is not the final cycle in the execution of the instruction in progress.
- 3. The instruction in progress is RETI or any write to the IE or IP registers.

Any of these three conditions will block the generation of the LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress will be completed before vectoring to any service routine. Condition 3 ensures that if the instruction in progress is RETI or any access to IE or IP, then at least one more instruction will be executed before any interrupt is vectored to.

The polling cycle is repeated with each machine cycle, and the values polled are the values that were present at S5P2 of the previous machine cycle. Note that if an interrupt flag is active but not being responded to for one of the above conditions, if the flag is not still active when the blocking condition is removed, the denied interrupt will not be serviced. In other words, the fact that the interrupt flag was once active but not serviced is not remembered. Every polling cycle is new.

P87C5xX2

P80C3xX2; P80C5xX2;

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

IE	Address = 0A8H								R	eset Value = 0X000000B
	Bit Addressable	7	6	5	4	3	2	1	0	_
		EA		ET2	ES	ET1	EX1	ET0	EX0	
	Enable Bit = 1 enables the interrupt. Enable Bit = 0 disables it.									
в	SIT SYMBOL	FUNC	TION							
IE	E.7 EA					rrupts are earing its e			each inte	rrupt can be individually
IE IE	E.6 —	Not im	plemente	d. Reserve	ed for futu	ire use.				
IE	E.5 ET2	Timer	2 interrup	t enable b	it.					
IE	E.4 ES	Serial	Port inter	rupt enabl	e bit.					
IE IE	E.3 ET1	Timer	1 interrup	t enable b	it.					
IE IE	E.2 EX1	Extern	al interru	ot 1 enable	e bit.					
IE IE	E.1 ET0	Timer	0 interrup	t enable b	it.					
IE IE	E.0 EX0	Extern	al interrup	ot 0 enable	e bit.					
										SU01522



IP	Address = 0B8H Bit Addressable								Re	eset Value = xx000000B
	Bit Audressable	7	6	5	4	3	2	1	0	
	[_	PT2	PS	PT1	PX1	PT0	PX0]
		Priority I	Bit = 0 ass	signs high signs lowe	er priority er priority					
	BIT SYMBOL									
	IP.7 —	Not im	plemente	d, reserve	d for futur	e use.				
	IP.6 —	Not im	plemente	d, reserve	d for futur	e use.				
	IP.5 PT2	Timer	2 interrup	t priority b	it.					
	IP.4 PS	Serial	Port interi	upt priorit	y bit.					
	IP.3 PT1			t priority b						
	IP.2 PX1			ot 1 priorit						
	IP.1 PT0			t priority b	•					
	IP.0 PX0			ot 0 priorit					SU01523	

Figure 23. Interrupt Priority (IP) Register

IPH	Addres	ss = B7H								Res	set Value = xx000000B
	Bit Add	dressable	7	6	5	4	3	2	1	0	
			_	_	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	
		L			signs high signs lowe						
	BIT	SYMBOL	FUNC	TION							
	IPH.7	_	Not im	plemente	d, reserve	d for futur	e use.				
	IPH.6	_	Not im	plemente	d, reserve	d for futur	e use.				
	IPH.5	PT2H	Timer	2 interrup	t priority b	it high.					
	IPH.4	PSH	Serial	Port inter	upt priorit	y bit high.					
	IPH.3	PT1H	Timer	1 interrup	t priority b	it high.					
	IPH.2	PX1H	Extern	al interrup	ot 1 priority	/ bit high.					
	IPH.1	PT0H	Timer	Timer 0 interrupt priority bit high.							
	IPH.0	PX0H	Extern	al interrup	ot 0 priority	/ bit high.				SU015	524

Figure 24. Interrupt Priority HIGH (IPH) Register

P80C3xX2; P80C5xX2; P87C5xX2



Figure 25. Interrupt Response Timing Diagram

The polling cycle/LCALL sequence is illustrated in Figure 25.

Note that if an interrupt of higher priority level goes active prior to S5P2 of the machine cycle labeled C3 in Figure 25, then in accordance with the above rules it will be vectored to during C5 and C6, without any instruction of the lower priority routine having been executed.

Thus the processor acknowledges an interrupt request by executing a hardware-generated LCALL to the appropriate servicing routine. In some cases it also clears the flag that generated the interrupt, and in other cases it doesn't. It never clears the Serial Port flag. This has to be done in the user's software. It clears an external interrupt flag (IE0 or IE1) only if it was transition-activated. The

hardware-generated LCALL pushes the contents of the Program Counter on to the stack (but it does not save the PSW) and reloads the PC with an address that depends on the source of the interrupt being vectored to, as shown in Table 8.

Execution proceeds from that location until the RETI instruction is encountered. The RETI instruction informs the processor that this interrupt routine is no longer in progress, then pops the top two bytes from the stack and reloads the Program Counter. Execution of the interrupted program continues from where it left off.

Note that a simple RET instruction would also have returned execution to the interrupted program, but it would have left the interrupt control system thinking an interrupt was still in progress, making future interrupts impossible.

External Interrupts

The external sources can be programmed to be level-activated or transition-activated by setting or clearing bit IT1 or IT0 in Register TCON. If ITx = 0, external interrupt x is triggered by a detected low at the \overline{INTx} pin. If ITx = 1, external interrupt x is edge triggered. In this mode if successive samples of the \overline{INTx} pin show a high in one cycle and a low in the next cycle, interrupt request flag IEx in TCON is set. Flag bit IEx then requests the interrupt.

Since the external interrupt pins are sampled once each machine cycle, an input high or low should hold for at least 12 oscillator periods to ensure sampling. If the external interrupt is transition-activated, the external source has to hold the request pin high for at least one cycle, and then hold it low for at least one cycle. This is done to ensure that the transition is seen so that interrupt request flag IEx will be set. IEx will be automatically cleared by the CPU when the service routine is called.

If the external interrupt is level-activated, the external source has to hold the request active until the requested interrupt is actually generated. Then it has to deactivate the request before the interrupt service routine is completed, or else another interrupt will be generated.

Response Time

The INTO and INTT levels are inverted and latched into IEO and IE1 at S5P2 of every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The call itself takes two cycles. Thus, a minimum of three complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine. Figure 25 shows interrupt response timings.

A longer response time would result if the request is blocked by one of the 3 previously listed conditions. If an interrupt of equal or higher priority level is already in progress, the additional wait time obviously depends on the nature of the other interrupt's service routine. If the instruction in progress is not in its final cycle, the additional wait time cannot be more the 3 cycles, since the longest instructions (MUL and DIV) are only 4 cycles long, and if the instruction in progress is RETI or an access to IE or IP, the additional wait time cannot be more than 5 cycles (a maximum of one more cycle to complete the instruction in progress, plus 4 cycles to complete the next instruction if the instruction is MUL or DIV).

Thus, in a single-interrupt system, the response time is always more than 3 cycles and less than 9 cycles.

As previously mentioned, the derivatives described in this data sheet have a four-level interrupt structure. The corresponding registers are IE, IP and IPH. (See Figures 22, 23, and 24.) The IPH (Interrupt Priority High) register makes the four-level interrupt structure possible.

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIORI	TY BITS	
IPH.x	IP.x	
0	0	Level 0 (lowest priority)
0	1	Level 1
1	0	Level 2
1	1	Level 3 (highest priority)

P80C3xX2; P80C5xX2; P87C5xX2

Product data

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0 \degree C$ to +70 $\degree C$ or -40 $\degree C$ to +85 $\degree C$; $V_{CC} = 2.7 V$ to 5.5 V; $V_{SS} = 0 \lor (16 \text{ MHz max. CPU clock})$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP ¹	MAX	1
V _{IL}	Input low voltage ¹¹	4.0 V < V _{CC} < 5.5 V	-0.5		0.2 V _{CC} -0.1	V
		2.7 V < V _{CC} < 4.0 V	-0.5		0.7 V _{CC}	V
V _{IH}	Input high voltage (ports 0, 1, 2, 3, EA)	-	0.2 V _{CC} +0.9		V _{CC} +0.5	V
V _{IH1}	Input high voltage, XTAL1, RST ¹¹	-	0.7 V _{CC}		V _{CC} +0.5	V
V _{OL}	Output low voltage, ports 1, 2, 8	$V_{CC} = 2.7 \text{ V}; I_{OL} = 1.6 \text{ mA}^2$	-		0.4	V
V _{OL1}	Output low voltage, port 0, ALE, PSEN ^{8, 7}	$V_{CC} = 2.7 \text{ V}; I_{OL} = 3.2 \text{ mA}^2$	-		0.4	V
V _{OH}	Output high voltage, ports 1, 2, 3 3	V _{CC} = 2.7 V; I _{OH} = -20 μA	V _{CC} – 0.7		-	V
		V _{CC} = 4.5 V; I _{OH} = -30 μA	V _{CC} – 0.7		-	V
V _{OH1}	Output high voltage (port 0 in external bus mode), ALE ⁹ , PSEN ³	$V_{CC} = 2.7 \text{ V}; I_{OH} = -3.2 \text{ mA}$	V _{CC} – 0.7		-	V
IL	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.4 V	-1		-50	μA
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3 ⁶	V _{IN} = 2.0 V; See note 4	-		-650	μA
ILI	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	-		±10	μA
I _{CC}	Power supply current (see Figure 34 and Source Code):					
	Active mode @ 16 MHz					μA
	Idle mode @ 16 MHz					μA
	Power-down mode or clock stopped (see Figure 30 for conditions) ¹²	$T_{amb} = 0 \ ^{\circ}C \text{ to } 70 \ ^{\circ}C$		2	30	μA
		T _{amb} = −40 °C to +85 °C		3	50	μA
V _{RAM}	RAM keep-alive voltage	-	1.2			V
R _{RST}	Internal reset pull-down resistor	-	40		225	kΩ
C _{IO}	Pin capacitance ¹⁰ (except EA)	_	-		15	pF

NOTES:

1. Typical ratings are not guaranteed. Values listed are based on tests conducted on limited number of samples at room temperature.

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vol s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.

3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the V_{CC}-0.7 specification when the address bits are stabilizing.

Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when $V_{\mbox{IN}}$ is approximately 2 V.

See Figures 36 through 39 for I_{CC} test conditions and Figure 34 for I_{CC} vs. Frequency 5.

12-clock mode characteristics:

- I_{CC} = 1.0 mA + 0.9 mA × FREQ.[MHz] Active mode (operating):
- Active mode (reset): I_{CC} = 7.0 mA + 0.5 mA x FREQ.[MHz]
- Idle mode: $I_{CC} = 1.0 \text{ mA} + 0.18 \text{ mA} \times \text{FREQ}[\text{MHz}]$ 6. This value applies to $T_{\text{amb}} = 0 \text{ °C}$ to +70 °C. For $T_{\text{amb}} = -40 \text{ °C}$ to +85 °C, $I_{\text{TL}} = -750 \mu\text{A}$. 7. Load capacitance for port 0, ALE, and $\overrightarrow{\text{PSEN}} = 100 \text{ pF}$, load capacitance for all other outputs = 80 pF.
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} per port pin: 15 mA (*NOTE: This is 85 °C specification.)
- Maximum I_{OL} per port pin:
 - Maximum IOL per 8-bit port: 26 mA
 - Maximum total IOI for all outputs: 71 mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 9. ALE is tested to V_{OH1}, except when ALE is off then V_{OH} is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).
- 11. To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INTO and INT1 pins. Previous devices provided only an inherent 5 ns of glitch rejection.
- 12. Power down mode for 3 V range: Commercial Temperature Range typ: 0.5 μA, max. 20 μA; Industrial Temperature Range typ. 1.0 μA, max. 30 µA;

P80C3xX2; P80C5xX2; P87C5xX2

AC ELECTRICAL CHARACTERISTICS (12-CLOCK MODE, 2.7 V TO 5.5 V OPERATION)

 $T_{amb} = 0 \degree C$ to +70 $\degree C$ or -40 $\degree C$ to +85 $\degree C$; $V_{CC} = 2.7 \lor$ to 5.5 V, $V_{SS} = 0 \lor V^{1,2,3,4}$

Symbol	Figure	Parameter	Limits		16 MHz	Clock	Unit
			MIN	MAX	MIN	MAX	1
1/t _{CLCL}	31	Oscillator frequency	0	16	-	-	MHz
LHLL	27	ALE pulse width	2t _{CLCL} -10	-	115	-	ns
t _{AVLL}	27	Address valid to ALE low	t _{CLCL} –15	-	47.5	-	ns
t _{LLAX}	27	Address hold after ALE low	t _{CLCL} –25	-	37.5	-	ns
t _{LLIV}	27	ALE low to valid instruction in	_	4 t _{CLCL} –55	-	195	ns
t _{LLPL}	27	ALE low to PSEN low	t _{CLCL} –15	-	47.5	-	ns
t _{PLPH}	27	PSEN pulse width	3 t _{CLCL} –15	-	172.5	-	ns
t _{PLIV}	27	PSEN low to valid instruction in	_	3 t _{CLCL} –55	-	132.5	ns
t _{PXIX}	27	Input instruction hold after PSEN	0	-	0	-	ns
t _{PXIZ}	27	Input instruction float after PSEN	_	t _{CLCL} –10	-	52.5	ns
t _{AVIV}	27	Address to valid instruction in	_	5 t _{CLCL} –50	-	262.5	ns
t _{PLAZ}	27	PSEN low to address float	_	10	-	10	ns
Data Men	nory		l	•	-	I	
t _{RLRH}	28	RD pulse width	6 t _{CLCL} –25	-	350	_	ns
t _{WLWH}	29	WR pulse width	6 t _{CLCL} –25	-	350	_	ns
t _{RLDV}	28	RD low to valid data in	-	5 t _{CLCL} –50	-	262.5	ns
t _{RHDX}	28	Data hold after RD	0	-	0	_	ns
t _{RHDZ}	28	Data float after RD	_	2 t _{CLCL} –20	-	105	ns
t _{LLDV}	28	ALE low to valid data in	_	8 t _{CLCL} –55	-	445	ns
t _{AVDV}	28	Address to valid data in	_	9 t _{CLCL} -50	-	512.5	ns
t _{LLWL}	28, 29	ALE low to RD or WR low	3 t _{CLCL} –20	3 t _{CLCL} +20	167.5	207.5	ns
t _{AVWL}	28, 29	Address valid to WR low or RD low	4 t _{CLCL} –20	-	230	-	ns
t _{QVWX}	29	Data valid to WR transition	t _{CLCL} –30	-	32.5	_	ns
t _{WHQX}	29	Data hold after WR	t _{CLCL} –20	-	42.5	-	ns
t _{QVWH}	29	Data valid to WR high	7 t _{CLCL} –10	-	427.5	-	ns
t _{RLAZ}	28	RD low to address float	-	0	-	0	ns
t _{WHLH}	28, 29	RD or WR high to ALE high	t _{CLCL} –15	t _{CLCL} +15	47.5	77.5	ns
External	Clock	<u> </u>			1		1
t _{CHCX}	31	High time	0.32 t _{CLCL}	t _{CLCL} - t _{CLCX}	-	_	ns
t _{CLCX}	31	Low time	0.32 t _{CLCL}	t _{CLCL} – t _{CHCX}	-	_	ns
t _{CLCH}	31	Rise time	-	5	_	_	ns
tCHCL	31	Fall time		5	_	_	ns
Shift regi	ster						
t _{XLXL}	30	Serial port clock cycle time	12 t _{CLCL}	_	750	-	ns
	30	Output data setup to clock rising edge	10 t _{CLCL} –25	_	600		ns
t _{XHQX}	30	Output data hold after clock rising edge	2 t _{CLCL} –15	_	110	_	ns
t _{XHDX}	30	Input data hold after clock rising edge	0	_	0	_	ns
t _{XHDV}	30	Clock rising edge to input data valid	-	10 t _{CLCL} –133	-	492	ns

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all outputs = 80 pF

3. Interfacing the microcontroller to devices with float time up to 45 ns is permitted. This limited bus contention will not cause damage to port 0 drivers.

4. Parts are guaranteed by design to operate down to 0 Hz.

P80C3xX2; P80C5xX2; P87C5xX2

AC ELECTRICAL CHARACTERISTICS (6-CLOCK MODE, 2.7 V TO 5.5 V OPERATION)

 $T_{amb} = 0 \degree C$ to +70 $\degree C$ or -40 $\degree C$ to +85 $\degree C$; V_{CC} =2.7 V to 5.5 V, $V_{SS} = 0 V^{1,2,3,4,5}$

Symbol	Figure	Parameter	Limits		16 MHz (Clock	Unit
			MIN	MAX	MIN	MAX	1
1/t _{CLCL}	31	Oscillator frequency	0	16	-	-	MHz
LHLL	27	ALE pulse width	t _{CLCL} -10	-	52.5	-	ns
AVLL	27	Address valid to ALE low	0.5 t _{CLCL} –15	_	16.25	-	ns
LLAX	27	Address hold after ALE low	0.5 t _{CLCL} –25	-	6.25	-	ns
t _{LLIV}	27	ALE low to valid instruction in	-	2 t _{CLCL} –55	-	70	ns
LLPL	27	ALE low to PSEN low	0.5 t _{CLCL} –15	-	16.25	-	ns
PLPH	27	PSEN pulse width	1.5 t _{CLCL} –15	-	78.75	-	ns
PLIV	27	PSEN low to valid instruction in	-	1.5 t _{CLCL} –55	-	38.75	ns
PXIX	27	Input instruction hold after PSEN	0	-	0	-	ns
PXIZ	27	Input instruction float after PSEN	-	0.5 t _{CLCL} –10	-	21.25	ns
AVIV	27	Address to valid instruction in	-	2.5 t _{CLCL} -50	-	101.25	ns
PLAZ	27	PSEN low to address float	_	10	_	10	ns
Data Mem	nory						_
RLRH	28	RD pulse width	3 t _{CLCL} –25	-	162.5	-	ns
WLWH	29	WR pulse width	3 t _{CLCL} –25	-	162.5	-	ns
RLDV	28	RD low to valid data in	-	2.5 t _{CLCL} –50	-	106.25	ns
RHDX	28	Data hold after RD	0	-	0	-	ns
RHDZ	28	Data float after RD	-	t _{CLCL} –20	-	42.5	ns
LLDV	28	ALE low to valid data in	-	4 t _{CLCL} –55	-	195	ns
AVDV	28	Address to valid data in	-	4.5 t _{CLCL} -50	-	231.25	ns
LLWL	28, 29	ALE low to RD or WR low	1.5 t _{CLCL} –20	1.5 t _{CLCL} +20	73.75	113.75	ns
AVWL	28, 29	Address valid to WR low or RD low	2 t _{CLCL} –20	-	105	-	ns
QVWX	29	Data valid to WR transition	0.5 t _{CLCL} -30	-	1.25	-	ns
WHQX	29	Data hold after WR	0.5 t _{CLCL} -20	-	11.25	-	ns
QVWH	29	Data valid to WR high	3.5 t _{CLCL} –10	-	208.75	-	ns
RLAZ	28	RD low to address float	-	0	-	0	ns
twhlh	28, 29	RD or WR high to ALE high	0.5 t _{CLCL} –15	0.5 t _{CLCL} +15	16.25	46.25	ns
External (Clock		0101	0101			_
снсх	31	High time	0.4 t _{CLCL}	t _{CLCL} - t _{CLCX}	-	-	ns
CLCX	31	Low time	0.4 t _{CLCL}	t _{CLCL} – t _{CHCX}	-	-	ns
CLCH	31	Rise time	-	5	-	-	ns
CHCL	31	Fall time	-	5	-	-	ns
Shift regi	ster	1	I	1	1		1
XLXL	30	Serial port clock cycle time	6 t _{CLCL}	-	375	-	ns
QVXH	30	Output data setup to clock rising edge	5 t _{CLCL} –25	-	287.5	-	ns
XHQX	30	Output data hold after clock rising edge	t _{CLCL} –15	-	47.5	-	ns
XHDX	30	Input data hold after clock rising edge	0	-	0	-	ns
	30	Clock rising edge to input data valid	_	5 t _{CLCL} –133	-	179.5	ns

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

2. Load capacitance for port 0, ALE, and PSEN=100 pF, load capacitance for all outputs = 80 pF

3. Interfacing the microcontroller to devices with float time up to 45ns is permitted. This limited bus contention will not cause damage to port 0 drivers.

4. Parts are guaranteed by design to operate down to 0 Hz.

5. Data shown in the table are the best mathematical models for the set of measured values obtained in tests. If a particular parameter calculated at a customer specified frequency has a negative value, it should be considered equal to zero.

*/"

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

/* ## as31 version V2.10 / *js* / ## ## source file: idd_ljmp1.asm list file: idd_ljmp1.lst created Fri Apr 20 15:51:40 2001 # AUXR equ 08Eh # CKCON equ 08Fh # # # org 0 # # LJMP_LABEL: AUXR,#001h ; turn off ALE LJMP_LABEL ; jump to end of address space MOV # # LJMP NOP # # # org Offfdh # # LJMP_LABEL:

SU01499

Figure 35. Source code used in measuring I_{DD} operational

P87C5xX2

P80C3xX2; P80C5xX2;

#0000 #0000 #0000 0000 /75;/8E;/01; 0003 /02;/FF;/FD; 0005 /00; #FFFD # FFFD /02;/FD;FF; # LJMP LJMP_LABEL # ; NOP #

V_{CC}

lcc

80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2; P87C5xX2

Vcc

P0

ĒΑ







RST

XTAL2

All other pins are disconnected







Figure 39. $I_{\mbox{\scriptsize CC}}$ Test Condition, Power Down Mode All other pins are disconnected. V_{CC} = 2 V to 5.5 V

P80C3xX2; P80C5xX2; P87C5xX2

EPROM CHARACTERISTICS

The OTP devices described in this data sheet can be programmed by using a modified Improved Quick-Pulse ProgrammingTM algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 9 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 40 and 41. Figure 42 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 40. Note that the device is running with a 4 to 6 MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 40. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 9 are held at the 'Program Code Data' levels indicated in Table 9. The ALE/PROG is pulsed low 5 times as shown in Figure 41.

To program the encryption table, repeat the 5 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the \overline{EA}/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the

device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 42. The other pins are held at the 'Verify Code Data' levels indicated in Table 9. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature bytes

The signature bytes are read by the same procedure as a normal verification of locations 030h and 031h, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

- (030h) = 15h; indicates manufacturer (Philips)
- (031h) = 92h/97h/BBh/BDh; indicates P87C51X2/52X2/54X2/ 58X2.

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 9, and which satisfies the timing specifications, is suitable.

Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 10) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory, \overline{EA} is latched on Reset and all further programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

[™]Trademark phrase of Intel Corporation.

P80C3xX2; P80C5xX2; P87C5xX2



Figure 40. Programming Configuration



Figure 41. PROG Waveform



Figure 42. Program Verification

Product data

PROGRAMMING AND VERIFICATION CHARACTERISTICS

T_{amb} = 21 °C to +27 °C, V_{CC} = 5 V±10%, V_{SS} = 0 V (See Figure 43)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
I _{PP}	Programming supply current		50 ¹	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} setup to PROG low	10		μs
t _{GHSL}	V _{PP} hold after PROG	10		μs
t _{GLGH}	PROG width	90	110	μs
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
t _{GHGL}	PROG high to PROG low	10		μs

NOTE:

1. Not tested.



NOTES:

FOR PROGRAMMING CONFIGURATION SEE FIGURE 40. FOR VERIFICATION CONDITIONS SEE FIGURE 42.

** SEE TABLE 9.

Figure 43. Programming and Verification

80C58X2 ROM CODE SUBMISSION

When submitting a ROM code for the 80C58X2, the following must be specified:

- 1. 32 kbyte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 7FFFH	DATA	7:0	User ROM Data
8000H to 803FH	KEY	7:0	ROM Encryption Key FFH = no encryption
8040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
8040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2. \overline{EA} is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	□ Enabled	□ Disabled	
Security Bit #2:	Enabled	Disabled	

P80C3xX2; P80C5xX2; P87C5xX2

SOT510-1

P80C3xX2; P80C5xX2; P87C5xX2

TSSOP38: plastic thin shrink small outline package; 38 leads; body width 4.4 mm; lead pitch 0.5 mm



	OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
		IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
	SOT510-1						98-09-16