



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	33MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	POR
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-DIP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/p87c58x2bn-112">https://www.e-xfl.com/product-detail/nxp-semiconductors/p87c58x2bn-112</a>

# 80C51 8-bit microcontroller family

## 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

# P80C3xX2; P80C5xX2; P87C5xX2

### DESCRIPTION

The Philips microcontrollers described in this data sheet are high-performance static 80C51 designs incorporating Philips' high-density CMOS technology with operation from 2.7 V to 5.5 V. They support both 6-clock and 12-clock operation.

The P8xC31X2/51X2 and P8xC32X2/52X2/54X2/58X2 contain 128 byte RAM and 256 byte RAM respectively, 32 I/O lines, three 16-bit counter/timers, a six-source, four-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the devices are low power static designs which offer a wide range of operating frequencies down to zero. Two software

selectable modes of power reduction — idle mode and power-down mode — are available. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative. Since the design is static, the clock can be stopped without loss of user data. Then the execution can be resumed from the point the clock was stopped.

### SELECTION TABLE

For applications requiring more ROM and RAM, as well as more on-chip peripherals, see the P89C66x and P89C51Rx2 data sheets.

Type	Memory				Timers				Serial Interfaces				ADC bits/ch.	I/O Pins	Interrupts (External)	Program Security	Default Clock Rate	Optional Clock Rate	Max. Freq. at 6-clk / 12-clk (MHz)	Freq. Range at 3V (MHz)	Freq. Range at 5V (MHz)
	RAM	ROM	OTP	Flash	# of Timers	PWM	PCA	WD	UART	I <sup>2</sup> C	CAN	SPI									
P87C58X2	256B	—	32K	—	3	—	—	—	✓	—	—	—	—	32	6 (2)	✓	12-clk	6-clk	30/33	0–16	0–30/33
P80C58X2	256B	32K	—	—	3	—	—	—	✓	—	—	—	—	32	6 (2)	✓	12-clk	6-clk	30/33	0–16	0–30/33
P87C54X2	256B	—	16K	—	3	—	—	—	✓	—	—	—	—	32	6 (2)	✓	12-clk	6-clk	30/33	0–16	0–30/33
P80C54X2	256B	16K	—	—	3	—	—	—	✓	—	—	—	—	32	6 (2)	✓	12-clk	6-clk	30/33	0–16	0–30/33
P87C52X2	256B	—	8K	—	3	—	—	—	✓	—	—	—	—	32	6 (2)	✓	12-clk	6-clk	30/33	0–16	0–30/33
P80C52X2	256B	8K	—	—	3	—	—	—	✓	—	—	—	—	32	6 (2)	✓	12-clk	6-clk	30/33	0–16	0–30/33
P87C51X2	128B	—	4K	—	3	—	—	—	✓	—	—	—	—	32	6 (2)	✓	12-clk	6-clk	30/33	0–16	0–30/33
P80C51X2	128B	4K	—	—	3	—	—	—	✓	—	—	—	—	32	6 (2)	✓	12-clk	6-clk	30/33	0–16	0–30/33
P80C32X2	256B	—	—	—	3	—	—	—	✓	—	—	—	—	32	6 (2)	—	12-clk	6-clk	30/33	0–16	0–30/33
P80C31X2	128B	—	—	—	3	—	—	—	✓	—	—	—	—	32	6 (2)	—	12-clk	6-clk	30/33	0–16	0–30/33

### NOTE:

1. I<sup>2</sup>C = Inter-Integrated Circuit Bus; CAN = Controller Area Network; SPI = Serial Peripheral Interface; PCA = Programmable Counter Array; ADC = Analog-to-Digital Converter; PWM = Pulse Width Modulation

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

### P80C31/32X2 ORDERING INFORMATION (ROMLESS)

Type number	Package			Temperature Range (°C)
	Name	Description	Version	
P80C31X2BA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	0 to +70
P80C31X2BN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	0 to +70
P80C32X2BA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	0 to +70
P80C32X2BN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	0 to +70
P80C32X2BBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	0 to +70
P80C32X2FA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	−40 to +85
P80C32X2FN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	−40 to +85

### P87C51X2 ORDERING INFORMATION (4 KBYTE OTP)

Type number	Package			Temperature Range (°C)
	Name	Description	Version	
P87C51X2BA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	0 to +70
P87C51X2BN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	0 to +70
P87C51X2BBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	0 to +70
P87C51X2FA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	−40 to +85
P87C51X2FBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	−40 to +85

### P87C52X2 ORDERING INFORMATION (8 KBYTE OTP)

Type number	Package			Temperature Range (°C)
	Name	Description	Version	
P87C52X2BA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	0 to +70
P87C52X2BN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	0 to +70
P87C52X2BBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	0 to +70
P87C52X2FA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2	−40 to +85
P87C52X2FN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	−40 to +85
P87C52X2FBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	−40 to +85

### P87C54X2 ORDERING INFORMATION (16 KBYTE OTP)

Type number	Package			Temperature Range (°C)
	Name	Description	Version	
P87C54X2BA	PLCC44	plastic lead chip carrier; 44 leads	SOT187-2	0 to +70
P87C54X2BN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	0 to +70
P87C54X2BBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	0 to +70
P87C54X2BDH	TSSOP38	plastic thin shrink small outline package; 38 leads; body width 4.4 mm; lead pitch 0.5 mm	SOT510-1	0 to +70
P87C54X2FA	PLCC44	plastic lead chip carrier; 44 leads	SOT187-2	−40 to +85
P87C54X2FBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	−40 to +85

### P87C58X2 ORDERING INFORMATION (32 KBYTE OTP)

Type number	Package			Temperature Range (°C)
	Name	Description	Version	
P87C58X2BA	PLCC44	plastic lead chip carrier; 44 leads	SOT187-2	0 to +70
P87C58X2BN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	0 to +70
P87C58X2BBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	0 to +70
P87C58X2FA	PLCC44	plastic lead chip carrier; 44 leads	SOT187-2	−40 to +85
P87C58X2FBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	SOT389-1	−40 to +85
P87C58X2FN	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1	−40 to +85

All OTP parts listed here are also available as ROM parts (80C5xX2). Please contact your Philips representative if you would like to order a ROM part.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

PART NUMBER DERIVATION

Memory	Temperature Range	Package
<div><div><div>P87C51X2</div><div><div><div>7 = OTP</div><div>0 = ROM or ROMless</div></div><div><div>5 = ROM/OTP</div><div>3 = ROMless</div></div><div><div>1 = 128 BYTES RAM</div><div>4 KBYTES ROM/OTP</div><div>2 = 256 BYTES RAM</div><div>8 KBYTES ROM/OTP</div><div>4 = 256 BYTES RAM</div><div>16 KBYTES ROM/OTP</div><div>8 = 256 BYTES RAM</div><div>32 KBYTES ROM/OTP</div></div><div>X2 = 6-clock mode available</div></div></div></div>	<div>B = 0 °C TO +70 °C</div> <div>F = −40 °C TO +85 °C</div>	<div>A = PLCC</div> <div>N = DIP</div> <div>BD = LQFP</div> <div>DH = TSSOP</div>

The following table illustrates the correlation between operating mode, power supply and maximum external clock frequency:

Operating Mode	Power Supply	Maximum Clock Frequency
6-clock	5 V ± 10%	30 MHz
6-clock	2.7 V to 5.5 V	16 MHz
12-clock	5 V ± 10%	33 MHz
12-clock	2.7 V to 5.5 V	16 MHz

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

## PIN DESCRIPTIONS

MNEMONIC	PIN NUMBER				TYPE	NAME AND FUNCTION
	DIP	PLCC	LQFP	TSSOP		
V <sub>SS</sub>	20	22	16	9	I	<b>Ground:</b> 0 V reference.
V <sub>CC</sub>	40	44	38	29	I	<b>Power Supply:</b> This is the power supply voltage for normal, idle, and power-down operation.
P0.0–P0.7	39–32	43–36	37–30	28–21	I/O	<b>Port 0:</b> Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and received code bytes during EPROM programming. External pull-ups are required during program verification.
P1.0–P1.7	1–8	2–9	40–44, 1–3	30–37	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 1 also receives the low-order address byte during program memory verification. Alternate functions for Port 1 include:
	1	2	40	30	I/O	<b>T2 (P1.0):</b> Timer/Counter 2 external count input/clockout (see Programmable Clock-Out)
	2	3	41	31	I	<b>T2EX (P1.1):</b> Timer/Counter 2 Reload/Capture/Direction control
P2.0–P2.7	21–28	24–31	18–25	10–17	I/O	<b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification.
P3.0–P3.7	10–17	11, 13–19	5, 7–13	1–6	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	1	I	<b>RxD (P3.0):</b> Serial input port
	11	13	7	2	O	<b>TxD (P3.1):</b> Serial output port
	12	14	8		I	<b>INT0 (P3.2):</b> External interrupt <sup>1</sup>
	13	15	9	3	I	<b>INT1 (P3.3):</b> External interrupt
	14	16	10	4	I	<b>T0 (P3.4):</b> Timer 0 external input
	15	17	11		I	<b>T1 (P3.5):</b> Timer 1 external input <sup>1</sup>
	16	18	12	5	O	<b>WR (P3.6):</b> External data memory write strobe
	17	19	13	6	O	<b>RD (P3.7):</b> External data memory read strobe
RST	9	10	4	38	I	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V <sub>SS</sub> permits a power-on reset using only an external capacitor to V <sub>CC</sub> .
ALE/PROG	30	33	27	19	O	<b>Address Latch Enable/Program Pulse:</b> Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (12-clock Mode) or 1/3 (6-clock Mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

**Table 1. Special Function Registers**

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION								RESET VALUE
			MSB				LSB				
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	—	—	—	—	—	—	—	AO	xxxxxxx0B
AUXR1#	Auxiliary 1	A2H	—	—	—	LPEP <sup>2</sup>	WUPD	0	—	DPS	xxx000x0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
CKCON	Clock Control Register	8FH	—	—	—	—	—	—	—	X2	xxx00000B
DPTR: DPH DPL	Data Pointer (2 bytes) Data Pointer High Data Pointer Low	83H 82H									00H 00H
IE*	Interrupt Enable	A8H	AF	AE	AD	AC	AB	AA	A9	A8	0x000000B
			EA	—	ET2	ES	ET1	EX1	ET0	EX0	
IP*	Interrupt Priority	B8H	BF	BE	BD	BC	BB	BA	B9	B8	xx000000B
			—	—	PT2	PS	PT1	PX1	PT0	PX0	
IPH#	Interrupt Priority High	B7H	—	—	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	xx000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	—	—	—	—	—	—	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A0	
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	B3	B2	B1	B0	
P3*	Port 3	B0H	RD	WR	T1	T0	INT1	INT0	TxD	RxD	FFH
PCON# <sup>1</sup>	Power Control	87H	SMOD1	SMOD0	—	POF	GF1	GF0	PD	IDL	00xx0000B
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	—	P	000000x0B
RACAP2H#	Timer 2 Capture High	CBH									00H
RACAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address	A9H									00H
SADEN#	Slave Address Mask	B9H									00H
SBUF	Serial Data Buffer	99H									xxxxxxxxB
SCON*	Serial Control Stack Pointer	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	T1	RI	00H
		81H									07H
TCON*	Timer Control	88H	8F	8E	8D	8C	8B	8A	89	88	00H
			TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	
T2CON*	Timer 2 Control	C8H	CF	CE	CD	CC	CB	CA	C9	C8	00H
			TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
T2MOD#	Timer 2 Mode Control	C9H	—	—	—	—	—	—	T2OE	DCEN	xxxxxx00B
TH0	Timer High 0	8CH									00H
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00H
TL0	Timer Low 0	8AH									00H
TL1	Timer Low 1	8BH									00H
TL2#	Timer Low 2	CCH									00H
TMOD	Timer Mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	00H

**NOTE:**

Unused register bits that are not defined should not be set by the user's program. If violated, the device could function incorrectly.

\* SFRs are bit addressable.

# SFRs are modified from or added to the 80C51 SFRs.

— Reserved bits.

1. Reset value depends on reset source.

2. LPEP – Low Power EPROM operation (OTP only)

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2




Figure 1. Timer/Counter 0/1 Mode Control (TMOD) Register




Figure 2. Timer/Counter 0/1 Mode 0: 13-Bit Timer/Counter

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

**Table 4. Timer 2 Operating Modes**

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	X	1	Baud rate generator
X	X	0	(off)

T2CON

Address = C8H

Reset Value = 00H

Bit Addressable

7

6

5

4

3

2

1

0

TF2

EXF2

RCLK

TCLK

EXEN2

TR2

C/T2

CP/RL2

Symbol

Position

Name and Significance

TF2

T2CON.7

Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK or TCLK = 1.

EXF2

T2CON.6

Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).

RCLK

T2CON.5

Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.

TCLK

T2CON.4

Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.

EXEN2

T2CON.3

Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.

TR2

T2CON.2

Start/stop control for Timer 2. A logic 1 starts the timer.

C/T2

T2CON.1

Timer or counter select. (Timer 2)  
0 = Internal timer (OSC/12 in 12-clock mode or OSC/6 in 6-clock mode)  
1 = External event counter (falling edge triggered).

CP/RL2

T2CON.0

Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN2 = 1. When cleared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX when EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.

SU01621

SU01621

**Figure 6. Timer/Counter 2 (T2CON) Control Register**



80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

**Table 5. Timer 2 Generated Commonly Used Baud Rates**

Baud Rate		Osc Freq	Timer 2	
12-clk mode	6-clk mode		RCAP2H	RCAP2L
375 K	750 K	12 MHz	FF	FF
9.6 K	19.2 K	12 MHz	FF	D9
4.8 K	9.6 K	12 MHz	FF	B2
2.4 K	4.8 K	12 MHz	FF	64
1.2 K	2.4 K	12 MHz	FE	C8
300	600	12 MHz	FB	1E
110	220	12 MHz	F2	AF
300	600	6 MHz	FD	8F
110	220	6 MHz	F9	57

### Summary Of Baud Rate Equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

$$\text{Baud Rate} = \frac{\text{Timer 2 Overflow Rate}}{16}$$

If Timer 2 is being clocked internally, the baud rate is:

$$\text{Baud Rate} = \frac{f_{\text{OSC}}}{[n \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]]}$$

Where:

$n = 16$  in 6-clock mode, 32 in 12-clock mode.

$f_{\text{OSC}}$  = Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

$$\text{RCAP2H}, \text{RCAP2L} = 65536 - \left( \frac{f_{\text{OSC}}}{n \times \text{Baud Rate}} \right)$$

### Timer/Counter 2 Set-up

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. See Table 6 for set-up of Timer 2 as a timer. Also see Table 7 for set-up of Timer 2 as a counter.

**Table 6. Timer 2 as a Timer**

MODE	T2CON	
	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)
16-bit Auto-Reload	00H	08H
16-bit Capture	01H	09H
Baud rate generator receive and transmit same baud rate	34H	36H
Receive only	24H	26H
Transmit only	14H	16H

**Table 7. Timer 2 as a Counter**

MODE	TMOD	
	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)
16-bit	02H	0AH
Auto-Reload	03H	0BH

### NOTES:

1. Capture/reload occurs only on timer/counter overflow.
2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

## FULL-DUPLEX ENHANCED UART

### Standard UART operation

The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost.) The serial port receive and transmit registers are both accessed at Special Function Register SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

- Mode 0:** Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received (LSB first). The baud rate is fixed at 1/12 the oscillator frequency in 12-clock mode or 1/6 the oscillator frequency in 6-clock mode.
- Mode 1:** 10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.
- Mode 2:** 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency in 12-clock mode or 1/16 or 1/32 the oscillator frequency in 6-clock mode.
- Mode 3:** 11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

### Multiprocessor Communications

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming.

The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

### Serial Port Control Register

The serial port control and status register is the Special Function Register SCON, shown in Figure 12. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

### Baud Rates

The baud rate in Mode 0 is fixed: Mode 0 Baud Rate = Oscillator Frequency / 12 (12-clock mode) or / 6 (6-clock mode). The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = 0 (which is the value on reset), and the port pins in 12-clock mode, the baud rate is 1/64 the oscillator frequency. If SMOD = 1, the baud rate is 1/32 the oscillator frequency. In 6-clock mode, the baud rate is 1/32 or 1/16 the oscillator frequency, respectively.

Mode 2 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times (\text{Oscillator Frequency})$$

Where:

$$n = 64 \text{ in 12-clock mode, } 32 \text{ in 6-clock mode}$$

The baud rates in Modes 1 and 3 are determined by the Timer 1 or Timer 2 overflow rate.

### Using Timer 1 to Generate Baud Rates

When Timer 1 is used as the baud rate generator (T2CON.RCLK = 0, T2CON.TCLK = 0), the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows:

Mode 1, 3 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times (\text{Timer 1 Overflow Rate})$$

Where:

$$n = 32 \text{ in 12-clock mode, } 16 \text{ in 6-clock mode}$$

The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either "timer" or "counter" operation, and in any of its 3 running modes. In the most typical applications, it is configured for "timer" operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case the baud rate is given by the formula:

Mode 1, 3 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times \frac{\text{Oscillator Frequency}}{12 \times [256 - (\text{TH1})]}$$

Where:

$$n = 32 \text{ in 12-clock mode, } 16 \text{ in 6-clock mode}$$

One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload. Figure 13 lists various commonly used baud rates and how they can be obtained from Timer 1.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2




Figure 16. Serial Port Mode 2



80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

IE

Address = 0A8H

Reset Value = 0X000000B

Bit Addressable

7	6	5	4	3	2	1	0
EA	—	ET2	ES	ET1	EX1	ET0	EX0

Enable Bit = 1 enables the interrupt.  
Enable Bit = 0 disables it.

BIT	SYMBOL	FUNCTION
IE.7	EA	Global disable bit. If EA = 0, all interrupts are disabled. If EA = 1, each interrupt can be individually enabled or disabled by setting or clearing its enable bit.
IE.6	—	Not implemented. Reserved for future use.
IE.5	ET2	Timer 2 interrupt enable bit.
IE.4	ES	Serial Port interrupt enable bit.
IE.3	ET1	Timer 1 interrupt enable bit.
IE.2	EX1	External interrupt 1 enable bit.
IE.1	ET0	Timer 0 interrupt enable bit.
IE.0	EX0	External interrupt 0 enable bit.

SU01522

SU01522

Figure 22. Interrupt Enable (IE) Register

IP

Address = 0B8H

Reset Value = xx000000B

Bit Addressable

7	6	5	4	3	2	1	0
—	—	PT2	PS	PT1	PX1	PT0	PX0

Priority Bit = 1 assigns higher priority

Priority Bit = 0 assigns lower priority

BIT	SYMBOL	FUNCTION
IP.7	—	Not implemented, reserved for future use.
IP.6	—	Not implemented, reserved for future use.
IP.5	PT2	Timer 2 interrupt priority bit.
IP.4	PS	Serial Port interrupt priority bit.
IP.3	PT1	Timer 1 interrupt priority bit.
IP.2	PX1	External interrupt 1 priority bit.
IP.1	PT0	Timer 0 interrupt priority bit.
IP.0	PX0	External interrupt 0 priority bit.

SU01523

SU01523

Figure 23. Interrupt Priority (IP) Register

IPH

Address = B7H

Reset Value = xx000000B

Bit Addressable

7	6	5	4	3	2	1	0
—	—	PT2H	PSH	PT1H	PX1H	PT0H	PX0H

Priority Bit = 1 assigns higher priority

Priority Bit = 0 assigns lower priority

BIT	SYMBOL	FUNCTION
IPH.7	—	Not implemented, reserved for future use.
IPH.6	—	Not implemented, reserved for future use.
IPH.5	PT2H	Timer 2 interrupt priority bit high.
IPH.4	PSH	Serial Port interrupt priority bit high.
IPH.3	PT1H	Timer 1 interrupt priority bit high.
IPH.2	PX1H	External interrupt 1 priority bit high.
IPH.1	PT0H	Timer 0 interrupt priority bit high.
IPH.0	PX0H	External interrupt 0 priority bit high.

SU01524

SU01524

Figure 24. Interrupt Priority HIGH (IPH) Register

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

## DC ELECTRICAL CHARACTERISTICS

$T_{amb} = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C or }-40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ;  $V_{CC} = 2.7\text{ V to }5.5\text{ V}$ ;  $V_{SS} = 0\text{ V}$  (16 MHz max. CPU clock)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP <sup>1</sup>	MAX	
$V_{IL}$	Input low voltage <sup>11</sup>	$4.0\text{ V} < V_{CC} < 5.5\text{ V}$	-0.5		$0.2 V_{CC} - 0.1$	V
		$2.7\text{ V} < V_{CC} < 4.0\text{ V}$	-0.5		$0.7 V_{CC}$	V
$V_{IH}$	Input high voltage (ports 0, 1, 2, 3, EA)	—	$0.2 V_{CC} + 0.9$		$V_{CC} + 0.5$	V
$V_{IH1}$	Input high voltage, XTAL1, RST <sup>11</sup>	—	$0.7 V_{CC}$		$V_{CC} + 0.5$	V
$V_{OL}$	Output low voltage, ports 1, 2, <sup>8</sup>	$V_{CC} = 2.7\text{ V}$ ; $I_{OL} = 1.6\text{ mA}^2$	—		0.4	V
$V_{OL1}$	Output low voltage, port 0, ALE, PSEN <sup>8, 7</sup>	$V_{CC} = 2.7\text{ V}$ ; $I_{OL} = 3.2\text{ mA}^2$	—		0.4	V
$V_{OH}$	Output high voltage, ports 1, 2, 3 <sup>3</sup>	$V_{CC} = 2.7\text{ V}$ ; $I_{OH} = -20\text{ }\mu\text{A}$	$V_{CC} - 0.7$		—	V
		$V_{CC} = 4.5\text{ V}$ ; $I_{OH} = -30\text{ }\mu\text{A}$	$V_{CC} - 0.7$		—	V
$V_{OH1}$	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	$V_{CC} = 2.7\text{ V}$ ; $I_{OH} = -3.2\text{ mA}$	$V_{CC} - 0.7$		—	V
$I_{IL}$	Logical 0 input current, ports 1, 2, 3	$V_{IN} = 0.4\text{ V}$	-1		-50	$\mu\text{A}$
$I_{TL}$	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	$V_{IN} = 2.0\text{ V}$ ; See note 4	—		-650	$\mu\text{A}$
$I_{LI}$	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	—		$\pm 10$	$\mu\text{A}$
$I_{CC}$	Power supply current (see Figure 34 and Source Code): Active mode @ 16 MHz Idle mode @ 16 MHz Power-down mode or clock stopped (see Figure 30 for conditions) <sup>12</sup>	$T_{amb} = 0\text{ }^{\circ}\text{C to }70\text{ }^{\circ}\text{C}$  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$				$\mu\text{A}$
				2	30	$\mu\text{A}$
				3	50	$\mu\text{A}$
$V_{RAM}$	RAM keep-alive voltage	—	1.2			V
$R_{RST}$	Internal reset pull-down resistor	—	40		225	k $\Omega$
$C_{IO}$	Pin capacitance <sup>10</sup> (except EA)	—	—		15	pF

### NOTES:

- Typical ratings are not guaranteed. Values listed are based on tests conducted on limited number of samples at room temperature.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the  $V_{OL}$ s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.  $I_{OL}$  can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.
- Capacitive loading on ports 0 and 2 may cause the  $V_{OH}$  on ALE and PSEN to momentarily fall below the  $V_{CC} - 0.7$  specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_{IN}$  is approximately 2 V.
- See Figures 36 through 39 for  $I_{CC}$  test conditions and Figure 34 for  $I_{CC}$  vs. Frequency  
12-clock mode characteristics:  
Active mode (operating):  $I_{CC} = 1.0\text{ mA} + 0.9\text{ mA} \times \text{FREQ.}[\text{MHz}]$   
Active mode (reset):  $I_{CC} = 7.0\text{ mA} + 0.5\text{ mA} \times \text{FREQ.}[\text{MHz}]$   
Idle mode:  $I_{CC} = 1.0\text{ mA} + 0.18\text{ mA} \times \text{FREQ.}[\text{MHz}]$
- This value applies to  $T_{amb} = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C}$ . For  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ,  $I_{TL} = -750\text{ }\mu\text{A}$ .
- Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
- Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:  
Maximum  $I_{OL}$  per port pin: 15 mA (\*NOTE: This is 85  $^{\circ}\text{C}$  specification.)  
Maximum  $I_{OL}$  per 8-bit port: 26 mA  
Maximum total  $I_{OL}$  for all outputs: 71 mA  
If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- ALE is tested to  $V_{OH1}$ , except when ALE is off then  $V_{OH}$  is the voltage specification.
- Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).
- To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INT0 and INT1 pins. Previous devices provided only an inherent 5 ns of glitch rejection.
- Power down mode for 3 V range: Commercial Temperature Range – typ: 0.5  $\mu\text{A}$ , max. 20  $\mu\text{A}$ ; Industrial Temperature Range – typ. 1.0  $\mu\text{A}$ , max. 30  $\mu\text{A}$ ;

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

## DC ELECTRICAL CHARACTERISTICS

$T_{amb} = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$  or  $-40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ;  $V_{CC} = 5\text{ V} \pm 10\%$ ;  $V_{SS} = 0\text{ V}$  (30/33 MHz max. CPU clock)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP <sup>1</sup>	MAX	
$V_{IL}$	Input low voltage <sup>11</sup>	$4.5\text{ V} < V_{CC} < 5.5\text{ V}$	-0.5		$0.2 V_{CC} - 0.1$	V
$V_{IH}$	Input high voltage (ports 0, 1, 2, 3, EA)	—	$0.2 V_{CC} + 0.9$		$V_{CC} + 0.5$	V
$V_{IH1}$	Input high voltage, XTAL1, RST <sup>11</sup>	—	$0.7 V_{CC}$		$V_{CC} + 0.5$	V
$V_{OL}$	Output low voltage, ports 1, 2, 3 <sup>8</sup>	$V_{CC} = 4.5\text{ V}$ ; $I_{OL} = 1.6\text{ mA}^2$	—		0.4	V
$V_{OL1}$	Output low voltage, port 0, ALE, PSEN <sup>7, 8</sup>	$V_{CC} = 4.5\text{ V}$ ; $I_{OL} = 3.2\text{ mA}^2$	—		0.4	V
$V_{OH}$	Output high voltage, ports 1, 2, 3 <sup>3</sup>	$V_{CC} = 4.5\text{ V}$ ; $I_{OH} = -30\text{ }\mu\text{A}$	$V_{CC} - 0.7$		—	V
$V_{OH1}$	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	$V_{CC} = 4.5\text{ V}$ ; $I_{OH} = -3.2\text{ mA}$	$V_{CC} - 0.7$		—	V
$I_{IL}$	Logical 0 input current, ports 1, 2, 3	$V_{IN} = 0.4\text{ V}$	-1		-50	$\mu\text{A}$
$I_{TL}$	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	$V_{IN} = 2.0\text{ V}$ ; See note 4	—		-650	$\mu\text{A}$
$I_{LI}$	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	—		$\pm 10$	$\mu\text{A}$
$I_{CC}$	Power supply current (see Figure 34): Active mode (see Note 5) Idle mode (see Note 5) Power-down mode or clock stopped (see Figure 39 for conditions)	$T_{amb} = 0\text{ }^{\circ}\text{C}$ to $70\text{ }^{\circ}\text{C}$		2	30	$\mu\text{A}$
		$T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$		3	50	$\mu\text{A}$
$V_{RAM}$	RAM keep-alive voltage	—	1.2			V
$R_{RST}$	Internal reset pull-down resistor	—	40		225	$\text{k}\Omega$
$C_{IO}$	Pin capacitance <sup>10</sup> (except EA)	—	—		15	pF

### NOTES:

- Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the  $V_{OL}$ s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading  $> 100\text{ pF}$ ), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.  $I_{OL}$  can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.
- Capacitive loading on ports 0 and 2 may cause the  $V_{OH}$  on ALE and PSEN to momentarily fall below the  $V_{CC} - 0.7$  specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_{IN}$  is approximately 2 V.
- See Figures 36 through 39 for  $I_{CC}$  test conditions and Figure 34 for  $I_{CC}$  vs. Frequency.  
12-clock mode characteristics:  
Active mode (operating):  $I_{CC(MAX)} = 1.0\text{ mA} + 0.9\text{ mA} \times \text{FREQ.}[\text{MHz}]$   
Active mode (reset):  $I_{CC(MAX)} = 7.0\text{ mA} + 0.5\text{ mA} \times \text{FREQ.}[\text{MHz}]$   
Idle mode:  $I_{CC(MAX)} = 1.0\text{ mA} + 0.18\text{ mA} \times \text{FREQ.}[\text{MHz}]$
- This value applies to  $T_{amb} = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$ . For  $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ,  $I_{TL} = -750\text{ }\mu\text{A}$ .
- Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
- Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:  
Maximum  $I_{OL}$  per port pin: 15 mA (\*NOTE: This is 85  $^{\circ}\text{C}$  specification.)  
Maximum  $I_{OL}$  per 8-bit port: 26 mA  
Maximum total  $I_{OL}$  for all outputs: 71 mA  
If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- ALE is tested to  $V_{OH1}$ , except when ALE is off then  $V_{OH}$  is the voltage specification.
- Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).
- To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INT0 and INT1 pins. Previous devices provided only an inherent 5 ns of glitch rejection.



80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

## EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A – Address

C – Clock

D – Input data

H – Logic level high

I – Instruction (program memory contents)

L – Logic level low, or ALE

$$P - \overline{PSEN}$$

Q – Output data

R –  $\overline{RD}$  signal

$$t = \frac{1}{2}$$

V – Valid


W-  $\overline{WR}$  signal

X – No longer a valid logic level

Z – Float

**Examples:**  $t_{AVL}$  = Time for address valid to ALE low.

$t_{1|P1}$  = Time for ALE low to  $\overline{PSEN}$  low.



**Figure 27. External Program Memory Read Cycle**




Figure 28. External Data Memory Read Cycle



**80C51 8-bit microcontroller family**  
 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
 low power, high speed (30/33 MHz)

**P80C3xX2; P80C5xX2;  
 P87C5xX2**

## EPROM CHARACTERISTICS

The OTP devices described in this data sheet can be programmed by using a modified Improved Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for  $V_{PP}$  (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 9 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 40 and 41. Figure 42 shows the circuit configuration for normal program memory verification.

### Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 40. Note that the device is running with a 4 to 6 MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 40. The code byte to be programmed into that location is applied to port 0. RST,  $\overline{PSEN}$  and pins of ports 2 and 3 specified in Table 9 are held at the 'Program Code Data' levels indicated in Table 9. The ALE/PROG is pulsed low 5 times as shown in Figure 41.

To program the encryption table, repeat the 5 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the  $\overline{EA}/V_{PP}$  pin must not be allowed to go above the maximum specified  $V_{PP}$  level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the

device. The  $V_{PP}$  source should be well regulated and free of glitches and overshoot.

### Program Verification

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 42. The other pins are held at the 'Verify Code Data' levels indicated in Table 9. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

### Reading the Signature bytes

The signature bytes are read by the same procedure as a normal verification of locations 030h and 031h, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:  
 (030h) = 15h; indicates manufacturer (Philips)  
 (031h) = 92h/97h/BBh/BDh; indicates P87C51X2/52X2/54X2/58X2.

### Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 9, and which satisfies the timing specifications, is suitable.

### Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 10) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory,  $\overline{EA}$  is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

### Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

™Trademark phrase of Intel Corporation.

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

**Table 9. EPROM Programming Modes**

MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6	P3.3
Read signature	1	0	1	1	0	0	0	0	X
Program code data	1	0	0*	V <sub>PP</sub>	1	0	1	1	X
Verify code data	1	0	1	1	0	0	1	1	X
Pgm encryption table	1	0	0*	V <sub>PP</sub>	1	0	1	0	X
Pgm security bit 1	1	0	0*	V <sub>PP</sub>	1	1	1	1	X
Pgm security bit 2	1	0	0*	V <sub>PP</sub>	1	1	0	0	X
Pgm security bit 3	1	0	0*	V <sub>PP</sub>	0	1	0	1	X
Program to 6-clock mode	1	0	0*	V <sub>PP</sub>	0	0	1	0	0
Verify 6-clock <sup>4</sup>	1	0	1	1	e	0	0	1	1
Verify security bits <sup>5</sup>	1	0	1	1	e	0	1	0	X

**NOTES:**

1. '0' = Valid low for that pin, '1' = valid high for that pin.

2. V<sub>PP</sub> = 12.75 V ±0.25 V.

3. V<sub>CC</sub> = 5 V ±10% during programming and verification.

4. Bit is output on P0.4 (1 = 12x, 0 = 6x).

5. Security bit one is output on P0.7.

Security bit two is output on P0.6.

Security bit three is output on P0.3.

\* ALE/PROG receives 5 programming pulses for code data (also for user array; 5 pulses for encryption or security bits) while V<sub>PP</sub> is held at 12.75 V. Each programming pulse is low for 100 µs (±10 µs) and high for a minimum of 10 µs.

**Table 10. Program Security Bits for EPROM Devices**

PROGRAM LOCK BITS <sup>1, 2</sup>				PROTECTION DESCRIPTION
	SB1	SB2	SB3	
1	U	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	P	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	P	P	U	Same as 2, also verify is disabled.
4	P	P	P	Same as 3, external execution is disabled. Internal data RAM is not accessible.

**NOTES:**

1. P – programmed. U – unprogrammed.

2. Any other combination of the security bits is not defined.


P80C3xX2; P80C5xX2;  
P87C5xX2

**SOT187-2**



### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT187-2	112E10	MS-018	EDR-7319			99-12-27 01-11-14

80C51 8-bit microcontroller family  
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
P87C5xX2

TSSOP38: plastic thin shrink small outline package; 38 leads;  
body width 4.4 mm; lead pitch 0.5 mm

SOT510-1



80C51 8-bit microcontroller family  
 4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),  
 low power, high speed (30/33 MHz)

P80C3xX2; P80C5xX2;  
 P87C5xX2

## REVISION HISTORY

Rev	Date	Description
_6	20030124	<b>Product data (9397 750 10995); ECN 853-2337 29260 of 06 December 2002</b> Modifications: <ul style="list-style-type: none"> <li>• Added TSSOP38 package details</li> </ul>
_5	20020912	<b>Product data (9397 750 10361); ECN 853-2337 28906 of 12 September 2002</b>
_4	20020612	<b>Product data (9397 750 09969); ECN 853-2337 28427 of 12 June 2002</b>
_3	20020422	<b>Product data (9397 750 09779); ECN 853-2337 28059 of 22 April 2002</b>
_2	20020219	<b>Preliminary data (9397 750 09467)</b>
_1	20010924	<b>Preliminary data (9397 750 08895); initial release</b>