



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, EBI/EMI, I²C, IrDA, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I²S, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 27x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-FQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mk20dx128vlk7

Table of Contents

1 Ordering parts.....	3	6 Peripheral operating requirements and behaviors.....	21
1.1 Determining valid orderable parts.....	3	6.1 Core modules.....	22
2 Part identification.....	3	6.1.1 Debug trace timing specifications.....	22
2.1 Description.....	3	6.1.2 JTAG electricals.....	22
2.2 Format.....	3	6.2 System modules.....	25
2.3 Fields.....	3	6.3 Clock modules.....	25
2.4 Example.....	4	6.3.1 MCG specifications.....	25
3 Terminology and guidelines.....	4	6.3.2 Oscillator electrical specifications.....	27
3.1 Definition: Operating requirement.....	4	6.3.3 32 kHz Oscillator Electrical Characteristics.....	30
3.2 Definition: Operating behavior.....	5	6.4 Memories and memory interfaces.....	30
3.3 Definition: Attribute.....	5	6.4.1 Flash electrical specifications.....	30
3.4 Definition: Rating.....	6	6.4.2 EzPort Switching Specifications.....	35
3.5 Result of exceeding a rating.....	6	6.4.3 Flexbus Switching Specifications.....	36
3.6 Relationship between ratings and operating requirements.....	6	6.5 Security and integrity modules.....	39
3.7 Guidelines for ratings and operating requirements.....	7	6.6 Analog.....	39
3.8 Definition: Typical value.....	7	6.6.1 ADC electrical specifications.....	39
3.9 Typical value conditions.....	8	6.6.2 CMP and 6-bit DAC electrical specifications.....	47
4 Ratings.....	9	6.6.3 12-bit DAC electrical characteristics.....	49
4.1 Thermal handling ratings.....	9	6.6.4 Voltage reference electrical specifications.....	52
4.2 Moisture handling ratings.....	9	6.7 Timers.....	53
4.3 ESD handling ratings.....	9	6.8 Communication interfaces.....	53
4.4 Voltage and current operating ratings.....	9	6.8.1 USB electrical specifications.....	53
5 General.....	10	6.8.2 USB DCD electrical specifications.....	54
5.1 AC electrical characteristics.....	10	6.8.3 USB VREG electrical specifications.....	54
5.2 Nonswitching electrical specifications.....	10	6.8.4 CAN switching specifications.....	55
5.2.1 Voltage and current operating requirements.....	11	6.8.5 DSPI switching specifications (limited voltage range).....	55
5.2.2 LVD and POR operating requirements.....	11	6.8.6 DSPI switching specifications (full voltage range).....	56
5.2.3 Voltage and current operating behaviors.....	12	6.8.7 I2C switching specifications.....	58
5.2.4 Power mode transition operating behaviors.....	13	6.8.8 UART switching specifications.....	58
5.2.5 Power consumption operating behaviors.....	14	6.8.9 I2S/SAI Switching Specifications.....	58
5.2.6 Designing with radiated emissions in mind.....	18	6.9 Human-machine interfaces (HMI).....	63
5.2.7 Capacitance attributes.....	18	6.9.1 TSI electrical specifications.....	63
5.3 Switching specifications.....	19	7 Dimensions.....	64
5.3.1 Device clock specifications.....	19	7.1 Obtaining package dimensions.....	64
5.3.2 General switching specifications.....	19	8 Pinout.....	64
5.4 Thermal specifications.....	20	8.1 K20 Signal Multiplexing and Pin Assignments.....	64
5.4.1 Thermal operating requirements.....	20	8.2 K20 Pinouts.....	68
5.4.2 Thermal attributes.....	21	9 Revision History.....	69

1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to www.freescale.com and perform a part number search for the following device numbers: PK20 and MK20 .

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N


2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul style="list-style-type: none"> M = Fully qualified, general market flow P = Prequalification
K##	Kinetis family	<ul style="list-style-type: none"> K20
A	Key attribute	<ul style="list-style-type: none"> D = Cortex-M4 w/ DSP F = Cortex-M4 w/ DSP and FPU
M	Flash memory type	<ul style="list-style-type: none"> N = Program flash only X = Program flash and FlexMemory

Table continues on the next page...

3.6 Relationship between ratings and operating requirements



3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

6.1 Core modules

6.1.1 Debug trace timing specifications

Table 11. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
T_{cyc}	Clock period		Frequency dependent	MHz
T_{wl}	Low pulse width	2	—	ns
T_{wh}	High pulse width	2	—	ns
T_r	Clock and data rise time	—	3	ns
T_f	Clock and data fall time	—	3	ns
T_s	Data setup	3	—	ns
T_h	Data hold	2	—	ns




Figure 4. TRACE_CLKOUT specifications




Figure 5. Trace data specifications

6.1.2 JTAG electricals

Table 12. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V

Table continues on the next page...



Table 12. JTAG limited voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
J1	TCLK frequency of operation <ul style="list-style-type: none"> • Boundary Scan • JTAG and CJTAG • Serial Wire Debug 	0 0 0	10 25 50	MHz
J2	TCLK cycle period	1/J1	—	ns
J3	TCLK clock pulse width <ul style="list-style-type: none"> • Boundary Scan • JTAG and CJTAG • Serial Wire Debug 	50 20 10	— — —	ns ns ns
J4	TCLK rise and fall times	—	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	—	ns
J6	Boundary scan input data hold time after TCLK rise	0	—	ns
J7	TCLK low to boundary scan output data valid	—	25	ns
J8	TCLK low to boundary scan output high-Z	—	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	—	ns
J10	TMS, TDI input data hold time after TCLK rise	1	—	ns
J11	TCLK low to TDO data valid	—	17	ns
J12	TCLK low to TDO high-Z	—	17	ns
J13	TRST assert time	100	—	ns
J14	TRST setup time (negation) to TCLK high	8	—	ns

Table 13. JTAG full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation <ul style="list-style-type: none"> • Boundary Scan • JTAG and CJTAG • Serial Wire Debug 	0 0 0	10 20 40	MHz
J2	TCLK cycle period	1/J1	—	ns
J3	TCLK clock pulse width <ul style="list-style-type: none"> • Boundary Scan • JTAG and CJTAG • Serial Wire Debug 	50 25 12.5	— — —	ns ns ns
J4	TCLK rise and fall times	—	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	—	ns
J6	Boundary scan input data hold time after TCLK rise	0	—	ns

Table continues on the next page...

**Figure 8. Test Access Port timing****Figure 9. TRST timing**

6.2 System modules

There are no specifications necessary for the device's system modules.

6.3 Clock modules

6.3.1 MCG specifications

Table 14. MCG specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
f_{ints_ft}	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	—	32.768	—	kHz	
f_{ints_t}	Internal reference frequency (slow clock) — user trimmed	31.25	—	39.0625	kHz	
$\Delta f_{dco_res_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	—	± 0.3	± 0.6	% f_{dco}	1
$\Delta f_{dco_res_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM only	—	± 0.2	± 0.5	% f_{dco}	1
Δf_{dco_t}	Total deviation of trimmed average DCO output frequency over voltage and temperature	—	+0.5/-0.7	—	% f_{dco}	1
Δf_{dco_t}	Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C	—	± 0.3	± 0.3	% f_{dco}	1
f_{intf_ft}	Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C	—	4	—	MHz	
f_{intf_t}	Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C	3	—	5	MHz	
f_{loc_low}	Loss of external clock minimum frequency — RANGE = 00	(3/5) × f_{ints_t}	—	—	kHz	
f_{loc_high}	Loss of external clock minimum frequency — RANGE = 01, 10, or 11	(16/5) × f_{ints_t}	—	—	kHz	
FLL						
f_{fill_ref}	FLL reference frequency range	31.25	—	39.0625	kHz	
f_{dco}	DCO output frequency range	Low range (DRS=00) 640 × f_{fill_ref}	20	20.97	25	MHz
		Mid range (DRS=01) 1280 × f_{fill_ref}	40	41.94	50	MHz
		Mid-high range (DRS=10) 1920 × f_{fill_ref}	60	62.91	75	MHz
		High range (DRS=11) 2560 × f_{fill_ref}	80	83.89	100	MHz
$f_{dco_t_DMX32}$	DCO output frequency	Low range (DRS=00) 732 × f_{fill_ref}	—	23.99	—	MHz
		Mid range (DRS=01) 1464 × f_{fill_ref}	—	47.97	—	MHz
		Mid-high range (DRS=10) 2197 × f_{fill_ref}	—	71.99	—	MHz
		High range (DRS=11) 2929 × f_{fill_ref}	—	95.98	—	MHz

Table continues on the next page...

6.3.2.1 Oscillator DC electrical specifications

Table 15. Oscillator DC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{DD}	Supply voltage	1.71	—	3.6	V	
I_{DDOSC}	Supply current — low-power mode (HGO=0)	—	500	—	nA	1
	• 32 kHz	—	200	—	μA	
	• 4 MHz	—	300	—	μA	
	• 8 MHz (RANGE=01)	—	950	—	μA	
	• 16 MHz	—	1.2	—	mA	
	• 24 MHz	—	1.5	—	mA	
	• 32 MHz	—	—	—	—	
I_{DDOSC}	Supply current — high gain mode (HGO=1)	—	25	—	μA	1
	• 32 kHz	—	400	—	μA	
	• 4 MHz	—	500	—	μA	
	• 8 MHz (RANGE=01)	—	2.5	—	mA	
	• 16 MHz	—	3	—	mA	
	• 24 MHz	—	4	—	mA	
	• 32 MHz	—	—	—	—	
C_x	EXTAL load capacitance	—	—	—	—	2, 3
C_y	XTAL load capacitance	—	—	—	—	2, 3
R_F	Feedback resistor — low-frequency, low-power mode (HGO=0)	—	—	—	MΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	—	10	—	MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	—	—	—	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	—	1	—	MΩ	
R_S	Series resistor — low-frequency, low-power mode (HGO=0)	—	—	—	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	—	200	—	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	—	—	—	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)	—	0	—	kΩ	

Table continues on the next page...

Table 15. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{pp}^5	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	—	0.6	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	—	V_{DD}	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	—	0.6	—	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	—	V_{DD}	—	V	

1. $V_{DD}=3.3$ V, Temperature =25 °C
2. See crystal or resonator manufacturer's recommendation
3. C_x, C_y can be provided by using either the integrated capacitors or by using external components.
4. When low power mode is selected, R_F is integrated and must not be attached externally.
5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

6.3.2.2 Oscillator frequency specifications

Table 16. Oscillator frequency specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
f_{osc_lo}	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32	—	40	kHz	
$f_{osc_hi_1}$	Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)	3	—	8	MHz	
$f_{osc_hi_2}$	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	—	32	MHz	
f_{ec_extal}	Input clock frequency (external clock mode)	—	—	50	MHz	1, 2
t_{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	
t_{cst}	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	—	750	—	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	—	250	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	—	0.6	—	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	—	1	—	ms	

1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
2. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
3. Proper PC board layout procedures must be followed to achieve specifications.

Table 20. Flash command timing specifications (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
t_{vfkey}	Verify Backdoor Access Key execution time	—	—	30	μs	1
$t_{swapx01}$	Swap Control execution time • control code 0x01	—	200	—	μs	
$t_{swapx02}$	• control code 0x02	—	70	150	μs	
$t_{swapx04}$	• control code 0x04	—	70	150	μs	
$t_{swapx08}$	• control code 0x08	—	—	30	μs	
$t_{pgmpart32k}$	Program Partition for EEPROM execution time • 32 KB FlexNVM	—	70	—	ms	
$t_{setramff}$	Set FlexRAM Function execution time: • Control Code 0xFF	—	50	—	μs	
$t_{setram8k}$	• 8 KB EEPROM backup	—	0.3	0.5	ms	
$t_{setram32k}$	• 32 KB EEPROM backup	—	0.7	1.0	ms	
Byte-write to FlexRAM for EEPROM operation						
$t_{eewr8bers}$	Byte-write to erased FlexRAM location execution time	—	175	260	μs	3
$t_{eewr8b8k}$	Byte-write to FlexRAM execution time: • 8 KB EEPROM backup	—	340	1700	μs	
$t_{eewr8b16k}$	• 16 KB EEPROM backup	—	385	1800	μs	
$t_{eewr8b32k}$	• 32 KB EEPROM backup	—	475	2000	μs	
Word-write to FlexRAM for EEPROM operation						
$t_{eewr16bers}$	Word-write to erased FlexRAM location execution time	—	175	260	μs	
$t_{eewr16b8k}$	Word-write to FlexRAM execution time: • 8 KB EEPROM backup	—	340	1700	μs	
$t_{eewr16b16k}$	• 16 KB EEPROM backup	—	385	1800	μs	
$t_{eewr16b32k}$	• 32 KB EEPROM backup	—	475	2000	μs	
Longword-write to FlexRAM for EEPROM operation						
$t_{eewr32bers}$	Longword-write to erased FlexRAM location execution time	—	360	540	μs	
$t_{eewr32b8k}$	Longword-write to FlexRAM execution time: • 8 KB EEPROM backup	—	545	1950	μs	
$t_{eewr32b16k}$	• 16 KB EEPROM backup	—	630	2050	μs	
$t_{eewr32b32k}$	• 32 KB EEPROM backup	—	810	2250	μs	

- Assumes 25 MHz flash clock frequency.
- Maximum times for erase parameters based on expectations at cycling end-of-life.
- For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

Peripheral operating requirements and behaviors


The bytes not assigned to data flash via the FlexNVM partition code are used by the flash memory module to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

$$\text{Writes_subsystem} = \frac{\text{EEPROM} - 2 \times \text{EEESPLIT} \times \text{EEESIZE}}{\text{EEESPLIT} \times \text{EEESIZE}} \times \text{Write_efficiency} \times n_{\text{nvmcycd}}$$

where

- Writes_subsystem — minimum number of writes to each FlexRAM location for subsystem (each subsystem can have different endurance)
- EEPROM — allocated FlexNVM for each EEPROM subsystem based on DEPART; entered with the Program Partition command
- EEESPLIT — FlexRAM split factor for subsystem; entered with the Program Partition command
- EEESIZE — allocated FlexRAM based on DEPART; entered with the Program Partition command
- Write_efficiency —
 - 0.25 for 8-bit writes to FlexRAM
 - 0.50 for 16-bit or 32-bit writes to FlexRAM
- n_{nvmcycd} — data flash cycling endurance (the following graph assumes 10,000 cycles)

**Figure 10. EEPROM backup writes to FlexRAM**

6.4.2 EzPort Switching Specifications

Table 23. EzPort switching specifications

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	—	$f_{SYS}/2$	MHz
EP1a	EZP_CK frequency of operation (READ command)	—	$f_{SYS}/8$	MHz
EP2	EZP_CS negation to next EZP_CS assertion	$2 \times t_{EZP_CK}$	—	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	—	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5	—	ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	—	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	—	ns
EP7	EZP_CK low to EZP_Q output valid	—	16	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	—	ns
EP9	EZP_CS negation to EZP_Q tri-state	—	12	ns

**Typical ADC 16-bit Single-Ended ENOB vs ADC Clock
100Hz, 90% FS Sine Input**




Figure 16. Typical ENOB vs. ADC_CLK for 16-bit single-ended mode

6.6.1.3 16-bit ADC with PGA operating conditions

Table 28. 16-bit ADC with PGA operating conditions

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V _{DDA}	Supply voltage	Absolute	1.71	—	3.6	V	
V _{REFPGA}	PGA ref voltage		V _{REF_OU} T	V _{REF_OU} T	V _{REF_OU} T	V	2, 3
V _{ADIN}	Input voltage		V _{SSA}	—	V _{DDA}	V	
V _{CM}	Input Common Mode range		V _{SSA}	—	V _{DDA}	V	
R _{PGAD}	Differential input impedance	Gain = 1, 2, 4, 8 Gain = 16, 32 Gain = 64	— — —	128 64 32	— — —	kΩ	IN+ to IN-⁴
R _{AS}	Analog source resistance		—	100	—	Ω	5
T _S	ADC sampling time		1.25	—	—	μs	6

Table continues on the next page...




Figure 18. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=1)

6.6.3 12-bit DAC electrical characteristics

6.6.3.1 12-bit DAC operating requirements

Table 31. 12-bit DAC operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DDA}	Supply voltage	1.71	3.6	V	
V_{DACP}	Reference voltage	1.13	3.6	V	1
T_A	Temperature	Operating temperature range of the device		°C	
C_L	Output load capacitance	—	100	pF	2
I_L	Output load current	—	1	mA	

1. The DAC reference can be selected to be V_{DDA} or the voltage output of the VREF module (VREF_OUT)
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC





Figure 19. Typical INL error vs. digital code

**Figure 20. Offset at half scale vs. temperature**

6.6.4 Voltage reference electrical specifications

Table 33. VREF full-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DDA}	Supply voltage	1.71	3.6	V	
T_A	Temperature	Operating temperature range of the device		°C	
C_L	Output load capacitance	100		nF	1, 2

1. C_L must be connected to VREF_OUT if the VREF_OUT functionality is being used for either an internal or external reference.
2. The load capacitance should not exceed +/-25% of the nominal specified C_L value over the operating temperature range of the device.

6.8.1 USB electrical specifications

The USB electicals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit <http://www.usb.org>.

6.8.2 USB DCD electrical specifications

Table 37. USB DCD electrical specifications


Symbol	Description	Min.	Typ.	Max.	Unit
V_{DP_SRC}	USB_DP source voltage (up to 250 μ A)	0.5	—	0.7	V
V_{LGC}	Threshold voltage for logic high	0.8	—	2.0	V
I_{DP_SRC}	USB_DP source current	7	10	13	μ A
I_{DM_SINK}	USB_DM sink current	50	100	150	μ A
R_{DM_DWN}	D-pulldown resistance for data pin contact detect	14.25	—	24.8	k Ω
V_{DAT_REF}	Data detect voltage	0.25	0.33	0.4	V

6.8.3 USB VREG electrical specifications

Table 38. USB VREG electrical specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
V_{REGIN}	Input supply voltage	2.7	—	5.5	V	
I_{DDon}	Quiescent current — Run mode, load current equal zero, input supply (V_{REGIN}) > 3.6 V	—	120	186	μ A	
I_{DDstby}	Quiescent current — Standby mode, load current equal zero	—	1.1	10	μ A	
I_{DDoff}	Quiescent current — Shutdown mode • $V_{REGIN} = 5.0$ V and temperature=25C • Across operating voltage and temperature	— —	650 —	— 4	nA μ A	
$I_{LOADrun}$	Maximum load current — Run mode	—	—	120	mA	
$I_{LOADstby}$	Maximum load current — Standby mode	—	—	1	mA	
$V_{Reg33out}$	Regulator output voltage — Input supply (V_{REGIN}) > 3.6 V • Run mode • Standby mode	3 2.1	3.3 2.8	3.6 3.6	V	
$V_{Reg33out}$	Regulator output voltage — Input supply (V_{REGIN}) < 3.6 V, pass-through mode	2.1	—	3.6	V	²
C_{OUT}	External output capacitor	1.76	2.2	8.16	μ F	
ESR	External output capacitor equivalent series resistance	1	—	100	m Ω	

Table continues on the next page...

**Figure 26. I2S/SAI timing — slave modes**

6.8.9.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

Table 45. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	62.5	—	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	250	—	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/I2S_RX_FS output valid	—	45	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/I2S_RX_FS output invalid	0	—	ns
S7	I2S_TX_BCLK to I2S_TXD valid	—	45	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	—	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	53	—	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	—	ns

Dimensions

1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.
2. Fixed external capacitance of 20 pF.
3. REFCHRG = 2, EXTCHRG=0.
4. REFCHRG = 0, EXTCHRG = 10.
5. $V_{DD} = 3.0 \text{ V}$.
6. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
7. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
8. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; $I_{ext} = 16$.
9. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; $I_{ext} = 16$.
10. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; $I_{ext} = 16$.
11. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes. Sensitivity depends on the configuration used. The documented values are provided as examples calculated for a specific configuration of operating conditions using the following equation: $(C_{ref} * I_{ext}) / (I_{ref} * PS * NSCN)$

The typical value is calculated with the following configuration:

$I_{ext} = 6 \mu\text{A}$ (EXTCHRG = 2), PS = 128, NSCN = 2, $I_{ref} = 16 \mu\text{A}$ (REFCHRG = 7), $C_{ref} = 1.0 \text{ pF}$

The minimum value is calculated with the following configuration:

$I_{ext} = 2 \mu\text{A}$ (EXTCHRG = 0), PS = 128, NSCN = 32, $I_{ref} = 32 \mu\text{A}$ (REFCHRG = 15), $C_{ref} = 0.5 \text{ pF}$

The highest possible sensitivity is the minimum value because it represents the smallest possible capacitance that can be measured by a single count.

12. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, EXTCHRG = 7.
13. REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to www.freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
80-pin LQFP	98ASS23174W

8 Pinout

Revision History

Table 48. Revision History

Rev. No.	Date	Substantial Changes
1	3/2012	Initial public release
2	4/2012	<ul style="list-style-type: none">• Replaced TBDs throughout.• Updated "Power consumption operating behaviors" table.• Updated "ADC electrical specifications" section.• Updated "VREF full-range operating behaviors" table.• Updated "I2S/SAI Switching Specifications" section.• Updated "TSI electrical specifications" table.
3	11/2012	<ul style="list-style-type: none">• Updated orderable part numbers.• Updated the maximum input voltage (V_{ADIN}) specification in the "16-bit ADC operating conditions" section.• Updated the maximum I_{DDstby} specification in the "USB VREG electrical specifications" section.