



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |                                                                                                                                                                 |
|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                        |
| Core Processor                  | PowerPC e500                                                                                                                                                    |
| Number of Cores/Bus Width       | 1 Core, 32-Bit                                                                                                                                                  |
| Speed                           | 667MHz                                                                                                                                                          |
| Co-Processors/DSP               | -                                                                                                                                                               |
| RAM Controllers                 | DDR, SDRAM                                                                                                                                                      |
| Graphics Acceleration           | No                                                                                                                                                              |
| Display & Interface Controllers | -                                                                                                                                                               |
| Ethernet                        | 10/100Mbps (1), 10/100/1000Mbps (2)                                                                                                                             |
| SATA                            | -                                                                                                                                                               |
| USB                             | -                                                                                                                                                               |
| Voltage - I/O                   | 2.5V, 3.3V                                                                                                                                                      |
| Operating Temperature           | -40°C ~ 105°C (TA)                                                                                                                                              |
| Security Features               | -                                                                                                                                                               |
| Package / Case                  | 783-BFBGA, FCBGA                                                                                                                                                |
| Supplier Device Package         | 783-FCPBGA (29x29)                                                                                                                                              |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8540cpx667jb">https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8540cpx667jb</a> |

## 2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

### 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

**Table 1. Absolute Maximum Ratings** <sup>1</sup>

| Characteristic                                                                                                                                     |                                                                                                                              | Symbol     | Max Value                    | Unit | Notes |
|----------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|------------|------------------------------|------|-------|
| Core supply voltage                                                                                                                                |                                                                                                                              | $V_{DD}$   |                              | V    |       |
|                                                                                                                                                    | For devices rated at 667 and 833 MHz                                                                                         |            | –0.3 to 1.32                 |      |       |
|                                                                                                                                                    | For devices rated at 1 GHz                                                                                                   |            | –0.3 to 1.43                 |      |       |
| PLL supply voltage                                                                                                                                 |                                                                                                                              | $AV_{DD}$  |                              | V    |       |
|                                                                                                                                                    | For devices rated at 667 and 833 MHz                                                                                         |            | –0.3 to 1.32                 |      |       |
|                                                                                                                                                    | For devices rated at 1 GHz                                                                                                   |            | –0.3 to 1.43                 |      |       |
| DDR DRAM I/O voltage                                                                                                                               |                                                                                                                              | $GV_{DD}$  | –0.3 to 3.63                 | V    |       |
| Three-speed Ethernet I/O voltage                                                                                                                   |                                                                                                                              | $LV_{DD}$  | –0.3 to 3.63<br>–0.3 to 2.75 | V    |       |
| PCI/PCI-X, local bus, RapidIO, 10/100 Ethernet, MII management, DUART, system control and power management, I <sup>2</sup> C, and JTAG I/O voltage |                                                                                                                              | $OV_{DD}$  | –0.3 to 3.63                 | V    | 3     |
| Input voltage                                                                                                                                      | DDR DRAM signals                                                                                                             | $MV_{IN}$  | –0.3 to ( $GV_{DD} + 0.3$ )  | V    | 2, 5  |
|                                                                                                                                                    | DDR DRAM reference                                                                                                           | $MV_{REF}$ | –0.3 to ( $GV_{DD} + 0.3$ )  | V    | 2, 5  |
|                                                                                                                                                    | Three-speed Ethernet signals                                                                                                 | $LV_{IN}$  | –0.3 to ( $LV_{DD} + 0.3$ )  | V    | 4, 5  |
|                                                                                                                                                    | Local bus, RapidIO, 10/100 Ethernet, DUART, SYSCCLK, system control and power management, I <sup>2</sup> C, and JTAG signals | $OV_{IN}$  | –0.3 to ( $OV_{DD} + 0.3$ )  | V    | 5     |
|                                                                                                                                                    | PCI/PCI-X                                                                                                                    | $OV_{IN}$  | –0.3 to ( $OV_{DD} + 0.3$ )  | V    | 6     |
| Storage temperature range                                                                                                                          |                                                                                                                              | $T_{STG}$  | –55 to 150                   | °C   |       |

**Notes:**

- Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- Caution:**  $MV_{IN}$  must not exceed  $GV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- Caution:**  $OV_{IN}$  must not exceed  $OV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- Caution:**  $LV_{IN}$  must not exceed  $LV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- (M,L,O) $V_{IN}$  and  $MV_{REF}$  may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- $OV_{IN}$  on the PCI interface may overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3.

Table 6 provides estimated I/O power numbers for each block: DDR, PCI, Local Bus, RapidIO, TSEC, and FEC.

**Table 6. Estimated Typical I/O Power Consumption**

| Interface     | Parameter         | GV <sub>DD</sub> (2.5 V) | OV <sub>DD</sub> (3.3 V) | LV <sub>DD</sub> (3.3 V) | LV <sub>DD</sub> (2.5 V) | Units | Notes |
|---------------|-------------------|--------------------------|--------------------------|--------------------------|--------------------------|-------|-------|
| DDR I/O       | CCB = 200 MHz     | 0.46                     |                          |                          |                          | W     | 1     |
|               | CCB = 266 MHz     | 0.59                     |                          |                          |                          |       |       |
|               | CCB = 300 MHz     | 0.66                     |                          |                          |                          |       |       |
|               | CCB = 333 MHz     | 0.73                     |                          |                          |                          |       |       |
| PCI/PCI-X I/O | 32-bit, 33 MHz    |                          | 0.04                     |                          |                          | W     | 2     |
|               | 32-bit 66 MHz     |                          | 0.07                     |                          |                          |       |       |
|               | 64-bit, 66 MHz    |                          | 0.14                     |                          |                          |       |       |
|               | 64-bit, 133 MHz   |                          | 0.25                     |                          |                          |       |       |
| Local Bus I/O | 32-bit, 33 MHz    |                          | 0.07                     |                          |                          | W     | 3     |
|               | 32-bit, 66 MHz    |                          | 0.13                     |                          |                          |       |       |
|               | 32-bit, 133 MHz   |                          | 0.24                     |                          |                          |       |       |
|               | 32-bit, 167 MHz   |                          | 0.30                     |                          |                          |       |       |
| RapidIO I/O   | 500 MHz data rate |                          | 0.96                     |                          |                          | W     | 4     |
| TSEC I/O      | MII               |                          |                          | 10                       |                          | mW    | 5, 6  |
|               | GMII, TBI (2.5 V) |                          |                          |                          | 40                       |       |       |
|               | GMII, TBI (3.3 V) |                          |                          | 70                       |                          |       |       |
|               | RGMII, RTBI       |                          |                          |                          | 40                       |       |       |
| FEC I/O       | MII               |                          | 10                       |                          |                          | mW    | 7     |

**Notes:**

1. GV<sub>DD</sub>=2.5, ECC enabled, 66% bus utilization, 33% write cycles, 10pF load on data, 10pF load on address/command, 10pF load on clock
2. OV<sub>DD</sub>=3.3, 30pF load per pin, 54% bus utilization, 33% write cycles
3. OV<sub>DD</sub>=3.3, 25pF load per pin, 5pF load on clock, 40% bus utilization, 33% write cycles
4. V<sub>DD</sub>=1.2, OV<sub>DD</sub>=3.3
5. LV<sub>DD</sub>=2.5/3.3, 15pF load per pin, 25% bus utilization
6. Power dissipation for one TSEC only
7. OV<sub>DD</sub>=3.3, 20pF load per pin, 25% bus utilization

## 4 Clock Timing

### 4.1 System Clock Timing

Table 7 provides the system clock (SYSCLK) AC timing specifications for the MPC8540.

**Table 7. SYSCLK AC Timing Specifications**

| Parameter/Condition       | Symbol                              | Min | Typical | Max     | Unit | Notes |
|---------------------------|-------------------------------------|-----|---------|---------|------|-------|
| SYSCLK frequency          | $f_{\text{SYSCLK}}$                 | —   | —       | 166     | MHz  | 1     |
| SYSCLK cycle time         | $t_{\text{SYSCLK}}$                 | 6.0 | —       | —       | ns   |       |
| SYSCLK rise and fall time | $t_{\text{KH}}, t_{\text{KL}}$      | 0.6 | 1.0     | 1.2     | ns   | 2     |
| SYSCLK duty cycle         | $t_{\text{KHKL}}/t_{\text{SYSCLK}}$ | 40  | —       | 60      | %    | 3     |
| SYSCLK jitter             | —                                   | —   | —       | +/- 150 | ps   | 4, 5  |

**Notes:**

- Caution:** The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. Refer to [Section 15.2, “Platform/System PLL Ratio,”](#) and [Section 15.3, “e500 Core PLL Ratio,”](#) for ratio settings.
- Rise and fall times for SYSCLK are measured at 0.6 V and 2.7 V.
- Timing is guaranteed by design and characterization.
- This represents the total input jitter—short term and long term—and is guaranteed by design.
- For spread spectrum clocking, guidelines are +/-1% of the input frequency with a maximum of 60 kHz of modulation regardless of the input frequency.

### 4.2 TSEC Gigabit Reference Clock Timing

Table 7 provides the TSEC gigabit reference clock (EC\_GTX\_CLK125) AC timing specifications for the MPC8540.

**Table 8. EC\_GTX\_CLK125 AC Timing Specifications**

| Parameter/Condition                                                                | Symbol                               | Min      | Typical | Max       | Unit | Notes |
|------------------------------------------------------------------------------------|--------------------------------------|----------|---------|-----------|------|-------|
| EC_GTX_CLK125 frequency                                                            | $f_{\text{G125}}$                    | —        | 125     | —         | MHz  |       |
| EC_GTX_CLK125 cycle time                                                           | $t_{\text{G125}}$                    | —        | 8       | —         | ns   |       |
| EC_GTX_CLK125 rise and fall time<br>LV <sub>DD</sub> =2.5<br>LV <sub>DD</sub> =3.3 | $t_{\text{G125R}}, t_{\text{G125F}}$ | —        | —       | 0.75<br>1 | ns   | 2     |
| EC_GTX_CLK125 duty cycle<br>GMII, TBI<br>RGMII, RTBI                               | $t_{\text{G125H}}/t_{\text{G125}}$   | 45<br>47 | —       | 55<br>53  | %    | 1,3   |

**Notes:**

- Timing is guaranteed by design and characterization.
- Rise and fall times for EC\_GTX\_CLK125 are measured from 0.5V and 2.0V for LV<sub>DD</sub>=2.5V, and from 0.6 and 2.7V for LV<sub>DD</sub>=3.3V.
- EC\_GTX\_CLK125 is used to generate GTX clock for TSEC transmitter with 2% degradation EC\_GTX\_CLK125 duty cycle can be loosened from 47/53% as long as PHY device can tolerate the duty cycle generated by GTX\_CLK of TSEC.

**Table 11. RESET Initialization Timing Specifications (continued)**

| Parameter/Condition                                                                                                         | Min | Max | Unit    | Notes |
|-----------------------------------------------------------------------------------------------------------------------------|-----|-----|---------|-------|
| Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of $\overline{\text{HRESET}}$ | —   | 5   | SYSCLKs | 1     |

**Notes:**

1. SYSCLK is identical to the PCI\_CLK signal and is the primary clock input for the MPC8540. See the MPC8540 Integrated Processor Preliminary Reference Manual for more details.

Table 12 provides the PLL and DLL lock times.

**Table 12. PLL and DLL Lock Times**

| Parameter/Condition | Min  | Max     | Unit          | Notes |
|---------------------|------|---------|---------------|-------|
| PLL lock times      | —    | 100     | $\mu\text{s}$ |       |
| DLL lock times      | 7680 | 122,880 | CCB Clocks    | 1, 2  |

**Notes:**

1. DLL lock times are a function of the ratio between the output clock and the platform (or CCB) clock. A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.
2. The CCB clock is determined by the  $\text{SYSCLK} \times \text{platform PLL ratio}$ .

## 6 DDR SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the MPC8540.

### 6.1 DDR SDRAM DC Electrical Characteristics

Table 13 provides the recommended operating conditions for the DDR SDRAM component(s) of the MPC8540.

**Table 13. DDR SDRAM DC Electrical Characteristics**

| Parameter/Condition                                              | Symbol                   | Min                                 | Max                                 | Unit          | Notes |
|------------------------------------------------------------------|--------------------------|-------------------------------------|-------------------------------------|---------------|-------|
| I/O supply voltage                                               | $\text{GV}_{\text{DD}}$  | 2.375                               | 2.625                               | V             | 1     |
| I/O reference voltage                                            | $\text{MV}_{\text{REF}}$ | $0.49 \times \text{GV}_{\text{DD}}$ | $0.51 \times \text{GV}_{\text{DD}}$ | V             | 2     |
| I/O termination voltage                                          | $\text{V}_{\text{TT}}$   | $\text{MV}_{\text{REF}} - 0.04$     | $\text{MV}_{\text{REF}} + 0.04$     | V             | 3     |
| Input high voltage                                               | $\text{V}_{\text{IH}}$   | $\text{MV}_{\text{REF}} + 0.18$     | $\text{GV}_{\text{DD}} + 0.3$       | V             | 4     |
| Input low voltage                                                | $\text{V}_{\text{IL}}$   | -0.3                                | $\text{MV}_{\text{REF}} - 0.18$     | V             | 4     |
| Output leakage current                                           | $\text{I}_{\text{OZ}}$   | -10                                 | 10                                  | $\mu\text{A}$ | 5     |
| Output high current ( $\text{V}_{\text{OUT}} = 1.95 \text{ V}$ ) | $\text{I}_{\text{OH}}$   | -15.2                               | —                                   | mA            |       |
| Output low current ( $\text{V}_{\text{OUT}} = 0.35 \text{ V}$ )  | $\text{I}_{\text{OL}}$   | 15.2                                | —                                   | mA            |       |

Figure 16 shows the MII receive AC timing diagram.




Figure 16. MII Receive AC Timing Diagram

## 8.4 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, TBI and RTBI are specified in [Section 8.1, “Three-Speed Ethernet Controller \(TSEC\) \(10/100/1Gb Mbps\)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics.”](#)

### 8.4.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in [Table 33](#).

Table 33. MII Management DC Electrical Characteristics

| Parameter                                                                      | Symbol    | Min  | Max             | Unit          |
|--------------------------------------------------------------------------------|-----------|------|-----------------|---------------|
| Supply voltage (3.3 V)                                                         | $OV_{DD}$ | 3.13 | 3.47            | V             |
| Output high voltage<br>( $OV_{DD} = \text{Min}$ , $I_{OH} = -1.0 \text{ mA}$ ) | $V_{OH}$  | 2.10 | $OV_{DD} + 0.3$ | V             |
| Output low voltage<br>( $OV_{DD} = \text{Min}$ , $I_{OL} = 1.0 \text{ mA}$ )   | $V_{OL}$  | GND  | 0.50            | V             |
| Input high voltage                                                             | $V_{IH}$  | 1.70 | —               | V             |
| Input low voltage                                                              | $V_{IL}$  | —    | 0.90            | V             |
| Input high current<br>( $OV_{DD} = \text{Max}$ , $V_{IN}^1 = 2.1 \text{ V}$ )  | $I_{IH}$  | —    | 40              | $\mu\text{A}$ |
| Input low current<br>( $OV_{DD} = \text{Max}$ , $V_{IN} = 0.5 \text{ V}$ )     | $I_{IL}$  | −600 | —               | $\mu\text{A}$ |

**Note:**

1. Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in [Table 1](#) and [Table 2](#).




Figure 22. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)




Figure 24. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 or 8 (DLL Bypass Mode)



## 11.2 I<sup>2</sup>C AC Electrical Specifications

Table 40 provides the AC timing parameters for the I<sup>2</sup>C interface of the MPC8540.

**Table 40. I<sup>2</sup>C AC Electrical Specifications**


All values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 39).

| Parameter                                                                                    | Symbol <sup>1</sup>       | Min                  | Max                   | Unit    |
|----------------------------------------------------------------------------------------------|---------------------------|----------------------|-----------------------|---------|
| SCL clock frequency                                                                          | $f_{I2C}$                 | 0                    | 400                   | kHz     |
| Low period of the SCL clock                                                                  | $t_{I2CL}$ <sup>6</sup>   | 1.3                  | —                     | $\mu$ s |
| High period of the SCL clock                                                                 | $t_{I2CH}$ <sup>6</sup>   | 0.6                  | —                     | $\mu$ s |
| Setup time for a repeated START condition                                                    | $t_{I2SVKH}$ <sup>6</sup> | 0.6                  | —                     | $\mu$ s |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | $t_{I2SXKL}$ <sup>6</sup> | 0.6                  | —                     | $\mu$ s |
| Data setup time                                                                              | $t_{I2DVKH}$ <sup>6</sup> | 100                  | —                     | ns      |
| Data hold time:<br>CBUS compatible masters<br>I <sup>2</sup> C bus devices                   | $t_{I2DXKL}$              | —<br>0 <sup>2</sup>  | —<br>0.9 <sup>3</sup> | $\mu$ s |
| Set-up time for STOP condition                                                               | $t_{I2PVKH}$              | 0.6                  | —                     | $\mu$ s |
| Bus free time between a STOP and START condition                                             | $t_{I2KHDX}$              | 1.3                  | —                     | $\mu$ s |
| Noise margin at the LOW level for each connected device (including hysteresis)               | $V_{NL}$                  | $0.1 \times OV_{DD}$ | —                     | V       |
| Noise margin at the HIGH level for each connected device (including hysteresis)              | $V_{NH}$                  | $0.2 \times OV_{DD}$ | —                     | V       |

### Notes:

- The symbols used for timing specifications herein follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{I2DVKH}$  symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{I2C}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{I2SXKL}$  symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the  $t_{I2C}$  clock reference (K) going to the low (L) state or hold time. Also,  $t_{I2PVKH}$  symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the  $t_{I2C}$  clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- MPC8540 provides a hold time of at least 300 ns for the SDA signal (referred to the  $V_{IHmin}$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- The maximum  $t_{I2DVKH}$  has only to be met if the device does not stretch the LOW period ( $t_{I2CL}$ ) of the SCL signal.
- $C_B$  = capacitance of one bus line in pF.
- Guaranteed by design.

Figure 18 provides the AC test load for the I<sup>2</sup>C.



**Figure 30. I<sup>2</sup>C AC Test Load**

Figure 31 shows the AC timing diagram for the I<sup>2</sup>C bus.




Figure 31. I<sup>2</sup>C Bus AC Timing Diagram

## 12 PCI/PCI-X

This section describes the DC and AC electrical specifications for the PCI/PCI-X bus of the MPC8540.

### 12.1 PCI/PCI-X DC Electrical Characteristics

Table 41 provides the DC electrical characteristics for the PCI/PCI-X interface of the MPC8540.

Table 41. PCI/PCI-X DC Electrical Characteristics <sup>1</sup>

| Parameter                                                                           | Symbol   | Min             | Max             | Unit |
|-------------------------------------------------------------------------------------|----------|-----------------|-----------------|------|
| High-level input voltage                                                            | $V_{IH}$ | 2               | $OV_{DD} + 0.3$ | V    |
| Low-level input voltage                                                             | $V_{IL}$ | -0.3            | 0.8             | V    |
| Input current<br>( $V_{IN}^2 = 0\text{ V}$ or $V_{IN} = V_{DD}$ )                   | $I_{IN}$ | —               | ±5              | μA   |
| High-level output voltage<br>( $OV_{DD} = \text{min}$ , $I_{OH} = -100\text{ μA}$ ) | $V_{OH}$ | $OV_{DD} - 0.2$ | —               | V    |
| Low-level output voltage<br>( $OV_{DD} = \text{min}$ , $I_{OL} = 100\text{ μA}$ )   | $V_{OL}$ | —               | 0.2             | V    |

**Notes:**

1. Ranges listed do not meet the full range of the DC specifications of the *PCI 2.2 Local Bus Specifications*.
2. Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

Figure 35 shows the DC driver signal levels.




Figure 35. DC Driver Signal Levels

## 13.2 RapidIO AC Electrical Specifications

This section contains the AC electrical specifications for a RapidIO 8/16 LP-LVDS device. The interface defined is a parallel differential low-power high-speed signal interface. Note that the source of the transmit clock on the RapidIO interface is dependent on the settings of the LGPL[0:1] signals at reset. Note that the default setting makes the core complex bus (CCB) clock the source of the transmit clock. See Chapter 4 of the Reference Manual for more details on reset configuration settings.

## 13.3 RapidIO Concepts and Definitions

This section specifies signals using differential voltages. Figure 36 shows how the signals are defined. The figure shows waveforms for either a transmitter output (TD and  $\overline{\text{TD}}$ ) or a receiver input (RD and  $\overline{\text{RD}}$ ). Each signal swings between A volts and B volts where  $A > B$ . Using these waveforms, the definitions are as follows:

- The transmitter output and receiver input signals TD,  $\overline{\text{TD}}$ , RD, and  $\overline{\text{RD}}$  each have a peak-to-peak swing of A-B volts.
- The differential output signal of the transmitter,  $V_{OD}$ , is defined as  $V_{TD} - V_{\overline{\text{TD}}}$ .
- The differential input signal of the receiver,  $V_{ID}$ , is defined as  $V_{RD} - V_{\overline{\text{RD}}}$ .
- The differential output signal of the transmitter or input signal of the receiver, ranges from A - B volts to - (A - B) volts.

# 14 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions.

## 14.1 Package Parameters for the MPC8540 FC-PBGA

The package parameters are as provided in the following list. The package type is 29 mm × 29 mm, 783 flip chip plastic ball grid array (FC-PBGA).

|                         |                  |
|-------------------------|------------------|
| Die size                | 12.2 mm × 9.5 mm |
| Package outline         | 29 mm × 29 mm    |
| Interconnects           | 783              |
| Pitch                   | 1 mm             |
| Minimum module height   | 3.07 mm          |
| Maximum module height   | 3.75 mm          |
| Solder Balls            | 62 Sn/36 Pb/2 Ag |
| Ball diameter (typical) | 0.5 mm           |

## 14.2 Mechanical Dimensions of the MPC8540 FC-PBGA

Figure 44 the mechanical dimensions and bottom surface nomenclature of the MPC8540, 783 FC-PBGA package.




Figure 44. Mechanical Dimensions and Bottom Surface Nomenclature of the MPC8540 FC-PBGA

### NOTES

1. All dimensions are in millimeters.
2. Dimensions and tolerances per ASME Y14.5M-1994.

Table 53. MPC8540 Pinout Listing (continued)

| Signal                                 | Package Pin Number                             | Pin Type | Power Supply     | Notes |
|----------------------------------------|------------------------------------------------|----------|------------------|-------|
| TSEC2_RX_CLK                           | E10                                            | I        | LV <sub>DD</sub> |       |
| <b>10/100 Ethernet (MII) Interface</b> |                                                |          |                  |       |
| FEC_TXD[3:0]                           | M1, N1, N4, N5                                 | O        | OV <sub>DD</sub> |       |
| FEC_TX_EN                              | P11                                            | O        | OV <sub>DD</sub> |       |
| FEC_TX_ER                              | P10                                            | O        | OV <sub>DD</sub> |       |
| FEC_TX_CLK                             | V6                                             | I        | OV <sub>DD</sub> |       |
| FEC_CRS                                | N10                                            | I        | OV <sub>DD</sub> |       |
| FEC_COL                                | N11                                            | I        | OV <sub>DD</sub> |       |
| FEC_RXD[3:0]                           | N9, N8, N7, N6                                 | I        | OV <sub>DD</sub> |       |
| FEC_RX_DV                              | P8                                             | I        | OV <sub>DD</sub> |       |
| FEC_RX_ER                              | P9                                             | I        | OV <sub>DD</sub> |       |
| FEC_RX_CLK                             | V9                                             | I        | OV <sub>DD</sub> |       |
| <b>RapidIO Interface</b>               |                                                |          |                  |       |
| RIO_RCLK                               | Y25                                            | I        | OV <sub>DD</sub> |       |
| $\overline{\text{RIO\_RCLK}}$          | Y24                                            | I        | OV <sub>DD</sub> |       |
| RIO_RD[0:7]                            | T25, U25, V25, W25, AA25, AB25, AC25, AD25     | I        | OV <sub>DD</sub> |       |
| $\overline{\text{RIO\_RD}}[0:7]$       | T24, U24, V24, W24, AA24, AB24, AC24, AD24     | I        | OV <sub>DD</sub> |       |
| RIO_RFRAME                             | AE27                                           | I        | OV <sub>DD</sub> |       |
| $\overline{\text{RIO\_RFRAME}}$        | AE26                                           | I        | OV <sub>DD</sub> |       |
| RIO_TCLK                               | AC20                                           | O        | OV <sub>DD</sub> | 11    |
| $\overline{\text{RIO\_TCLK}}$          | AE21                                           | O        | OV <sub>DD</sub> | 11    |
| RIO_TD[0:7]                            | AE18, AC18, AD19, AE20, AD21, AE22, AC22, AD23 | O        | OV <sub>DD</sub> |       |
| $\overline{\text{RIO\_TD}}[0:7]$       | AD18, AE19, AC19, AD20, AC21, AD22, AE23, AC23 | O        | OV <sub>DD</sub> |       |
| RIO_TFRAME                             | AE24                                           | O        | OV <sub>DD</sub> |       |
| $\overline{\text{RIO\_TFRAME}}$        | AE25                                           | O        | OV <sub>DD</sub> |       |
| RIO_TX_CLK_IN                          | AF24                                           | I        | OV <sub>DD</sub> |       |
| $\overline{\text{RIO\_TX\_CLK\_IN}}$   | AF25                                           | I        | OV <sub>DD</sub> |       |
| <b>I<sup>2</sup>C interface</b>        |                                                |          |                  |       |
| IIC_SDA                                | AH22                                           | I/O      | OV <sub>DD</sub> | 4, 20 |
| IIC_SCL                                | AH23                                           | I/O      | OV <sub>DD</sub> | 4, 20 |

Table 53. MPC8540 Pinout Listing (continued)

| Signal                          | Package Pin Number | Pin Type | Power Supply     | Notes    |
|---------------------------------|--------------------|----------|------------------|----------|
| <b>System Control</b>           |                    |          |                  |          |
| $\overline{\text{HRESET}}$      | AH16               | I        | OV <sub>DD</sub> |          |
| $\overline{\text{HRESET\_REQ}}$ | AG20               | O        | OV <sub>DD</sub> |          |
| $\overline{\text{SRESET}}$      | AF20               | I        | OV <sub>DD</sub> |          |
| $\overline{\text{CKSTP\_IN}}$   | M11                | I        | OV <sub>DD</sub> |          |
| $\overline{\text{CKSTP\_OUT}}$  | G1                 | O        | OV <sub>DD</sub> | 2, 4     |
| <b>Debug</b>                    |                    |          |                  |          |
| TRIG_IN                         | N12                | I        | OV <sub>DD</sub> |          |
| TRIG_OUT/READY                  | G2                 | O        | OV <sub>DD</sub> | 6, 9, 19 |
| MSRCID[0:1]                     | J9, G3             | O        | OV <sub>DD</sub> | 5, 6, 9  |
| MSRCID[2:4]                     | F3, F5, F2         | O        | OV <sub>DD</sub> | 6        |
| MDVAL                           | F4                 | O        | OV <sub>DD</sub> | 6        |
| <b>Clock</b>                    |                    |          |                  |          |
| SYSCLK                          | AH21               | I        | OV <sub>DD</sub> |          |
| RTC                             | AB23               | I        | OV <sub>DD</sub> |          |
| CLK_OUT                         | AF22               | O        | OV <sub>DD</sub> | 11       |
| <b>JTAG</b>                     |                    |          |                  |          |
| TCK                             | AF21               | I        | OV <sub>DD</sub> |          |
| TDI                             | AG21               | I        | OV <sub>DD</sub> | 12       |
| TDO                             | AF19               | O        | OV <sub>DD</sub> | 11       |
| TMS                             | AF23               | I        | OV <sub>DD</sub> | 12       |
| $\overline{\text{TRST}}$        | AG23               | I        | OV <sub>DD</sub> | 12       |
| <b>DFT</b>                      |                    |          |                  |          |
| $\overline{\text{LSSD\_MODE}}$  | AG19               | I        | OV <sub>DD</sub> | 21       |
| L1_TSTCLK                       | AB22               | I        | OV <sub>DD</sub> | 21       |
| L2_TSTCLK                       | AG22               | I        | OV <sub>DD</sub> | 21       |
| TEST_SEL                        | AH20               | I        | OV <sub>DD</sub> | 3        |
| <b>Thermal Management</b>       |                    |          |                  |          |
| THERM0                          | AG2                | I        | —                | 14       |
| THERM1                          | AH3                | I        | —                | 14       |

| Conductivity                                                        | Value | Unit      |
|---------------------------------------------------------------------|-------|-----------|
| <b>Lid<br/>(12 × 14 × 1 mm)</b>                                     |       |           |
| $k_x$                                                               | 360   | W/(m × K) |
| $k_y$                                                               | 360   |           |
| $k_z$                                                               | 360   |           |
| <b>Lid Adhesive—Collapsed resistance<br/>(10 × 12 × 0.050 mm)</b>   |       |           |
| $k_x$                                                               | 1     |           |
| $k_y$                                                               | 1     |           |
| $k_z$                                                               | 1     |           |
| <b>Die<br/>(10 × 12 × 0.76 mm)</b>                                  |       |           |
| <b>Bump/Underfill—Collapsed resistance<br/>(10 × 12 × 0.070 mm)</b> |       |           |
| $k_x$                                                               | 0.6   |           |
| $k_y$                                                               | 0.6   |           |
| $k_z$                                                               | 1.9   |           |
| <b>Substrate and Solder Balls<br/>(29 × 29 × 1.47 mm)</b>           |       |           |
| $k_x$                                                               | 10.2  |           |
| $k_y$                                                               | 10.2  |           |
| $k_z$                                                               | 1.6   |           |




Figure 46. MPC8540 Thermal Model


### 16.2.2 Internal Package Conduction Resistance

For the packaging technology, shown in [Table 59](#), the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance



Figure 47 depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.



**Figure 47. Package with Heat Sink Mounted to a Printed-Circuit Board**


The heat sink removes most of the heat from the device. Heat generated on the active side of the chip is conducted through the silicon and through the lid, then through the heat sink attach material (or thermal interface material), and finally to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.

### 16.2.3 Thermal Interface Materials

A thermal interface material is required at the package-to-heat sink interface to minimize the thermal contact resistance. For those applications where the heat sink is attached by spring clip mechanism, Figure 48 shows the thermal performance of three thin-sheet thermal-interface materials (silicone, graphite/oil, fluoroether oil), a bare joint, and a joint with thermal grease as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. The use of thermal grease significantly reduces the interface thermal resistance. The bare joint results in a thermal resistance approximately six times greater than the thermal grease joint.

Heat sinks are attached to the package by means of a spring clip to holes in the printed-circuit board (see Figure 45). Therefore, the synthetic grease offers the best thermal performance, especially at the low interface pressure.

When removing the heat sink for re-work, it is preferable to slide the heat sink off slowly until the thermal interface material loses its grip. If the support fixture around the package prevents sliding off the heat sink, the heat sink should be slowly removed. Heating the heat sink to 40-50°C with an air gun can soften the interface material and make the removal easier. The use of an adhesive for heat sink attach is not recommended.



**Figure 48. Thermal Performance of Select Thermal Interface Materials**

The system board designer can choose between several types of thermal interface. There are several commercially-available thermal interfaces provided by the following vendors:

Chomerics, Inc. 781-935-4850

77 Dragon Ct.

Woburn, MA 01888-4014

Internet: [www.chomerics.com](http://www.chomerics.com)

Dow-Corning Corporation

800-248-2481

Dow-Corning Electronic Materials

2200 W. Salzburg Rd.

Midland, MI 48686-0997

Internet: [www.dowcorning.com](http://www.dowcorning.com)

Shin-Etsu MicroSi, Inc.

888-642-7674

10028 S. 51st St.

Phoenix, AZ 85044

Internet: [www.microsi.com](http://www.microsi.com)

The Bergquist Company

800-347-4572

18930 West 78<sup>th</sup> St.

Chanhassen, MN 55317

Internet: [www.bergquistcompany.com](http://www.bergquistcompany.com)

## 17 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8540.

### 17.1 System Clocking

The MPC8540 includes two PLLs.

1. The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in [Section 15.2, “Platform/System PLL Ratio.”](#)
2. The e500 Core PLL generates the core clock as a slave to the platform clock. The frequency ratio between the e500 core clock and the platform clock is selected using the e500 PLL ratio configuration bits as described in [Section 15.3, “e500 Core PLL Ratio.”](#)

### 17.2 PLL Power Supply Filtering


Each of the PLLs listed above is provided with power through independent power supply pins ( $AV_{DD1}$  and  $AV_{DD2}$ , respectively). The  $AV_{DD}$  level should always be equivalent to  $V_{DD}$ , and preferably these voltages will be derived directly from  $V_{DD}$  through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide three independent filter circuits as illustrated in [Figure 52](#), one to each of the three  $AV_{DD}$  pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific  $AV_{DD}$  pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of the 783 FC-PBGA footprint, without the inductance of vias.

[Figure 52](#) shows the PLL power supply filter circuit.



**Figure 52. PLL Power Supply Filter Circuit**




Figure 54. COP Connector Physical Pinout

### 17.8.1 Termination of Unused Signals

If the JTAG interface and COP header will not be used, Freescale recommends the following connections:

- $\overline{\text{TRST}}$  should be tied to  $\overline{\text{HRESET}}$  through a 0 k $\Omega$  isolation resistor so that it is asserted when the system reset signal ( $\overline{\text{HRESET}}$ ) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 55. If this is not possible, the isolation resistor will allow future access to  $\overline{\text{TRST}}$  in case a JTAG interface may need to be wired onto the system in future debug situations.
- Tie TCK to OV<sub>DD</sub> through a 10 k $\Omega$  resistor. This will prevent TCK from changing state and reading incorrect data into the device.
- No connection is required for TDI, TMS, or TDO.

## 19 Device Nomenclature

Ordering information for the parts fully covered by this specification document is provided in [Section 19.1, “Nomenclature of Parts Fully Addressed by this Document.”](#)

### 19.1 Nomenclature of Parts Fully Addressed by this Document

[Table 62](#) provides the Freescale part numbering nomenclature for the MPC8540. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code which refers to the die mask revision number.

**Table 62. Part Numbering Nomenclature**

| MPC          | nnnn            | t                                      | pp                                     | ff(f)                               | c                          | r                                                                        |
|--------------|-----------------|----------------------------------------|----------------------------------------|-------------------------------------|----------------------------|--------------------------------------------------------------------------|
| Product Code | Part Identifier | Temperature Range <sup>1</sup>         | Package <sup>2</sup>                   | Processor Frequency <sup>3, 4</sup> | Platform Frequency         | Revision Level                                                           |
| MPC          | 8540            | Blank = 0 to 105°C<br>C = -40 to 105°C | PX = FC-PBGA<br>VT = FC-PBGA (Pb-free) | 833 = 833 MHz<br>667 = 667 MHz      | L = 333 MHz<br>J = 266 MHz | B = Rev. 2.0<br>(SVR = 0x80300020)<br>C = Rev. 2.1<br>(SVR = 0x80300021) |
| MPC          | 8540            | Blank = 0 to 105°C<br>C = -40 to 105°C | PX = FC-PBGA<br>VT = FC-PBGA (Pb-free) | AQ = 1.0 GHz                        | F = 333 MHz                | B = Rev. 2.0<br>(SVR = 0x80300020)<br>C = Rev. 2.1<br>(SVR = 0x80300021) |

**Notes:**

1. For Temperature Range=C, Processor Frequency is limited to 667 MHz.
2. See [Section 14, “Package and Pin Listings,”](#) for more information on available package types.
3. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. The core must be clocked at a minimum frequency of 400MHz. A device must not be used beyond the core frequency or platform frequency indicated on the device.
4. Designers should use the maximum power value corresponding to the core and platform frequency grades indicated on the device. A lower maximum power value should not be assumed for design purposes even when running at a lower frequency.