

Welcome to **E-XFL.COM** 

## **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Active
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	667MHz
Co-Processors/DSP	-
RAM Controllers	DDR, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (1), 10/100/1000Mbps (2)
SATA	-
USB	-
Voltage - I/O	2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	784-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=kmpc8540cvt667jb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3

## 256 Kbyte L2 cache/SRAM

- Can be configured as follows
  - Full cache mode (256-Kbyte cache).
  - Full memory-mapped SRAM mode (256-Kbyte SRAM mapped as a single 256-Kbyte block or two 128-Kbyte blocks)
  - Half SRAM and half cache mode (128-Kbyte cache and 128-Kbyte memory-mapped SRAM)
- Full ECC support on 64-bit boundary in both cache and SRAM modes
- Cache mode supports instruction caching, data caching, or both
- External masters can force data to be allocated into the cache through programmed memory ranges or special transaction types (stashing)
- Eight-way set-associative cache organization (1024 sets of 32-byte cache lines)
- Supports locking the entire cache or selected lines. Individual line locks are set and cleared through Book E instructions or by externally mastered transactions
- Global locking and flash clearing done through writes to L2 configuration registers
- Instruction and data locks can be flash cleared separately
- Read and write buffering for internal bus accesses
- SRAM features include the following:
  - I/O devices access SRAM regions by marking transactions as snoopable (global)
  - Regions can reside at any aligned location in the memory map
  - Byte accessible ECC is protected using read-modify-write transactions accesses for smaller than cache-line accesses.
- Address translation and mapping unit (ATMU)
  - Eight local access windows define mapping within local 32-bit address space
  - Inbound and outbound ATMUs map to larger external address spaces
    - Three inbound windows plus a configuration window on PCI/PCI-X
    - Four inbound windows plus a default and configuration window on RapidIO
    - Four outbound windows plus default translation for PCI
    - Eight outbound windows plus default translation for RapidIO
- DDR memory controller
  - Programmable timing supporting DDR-1 SDRAM
  - 64-bit data interface, up to 333-MHz data rate
  - Four banks of memory supported, each up to 1 Gbyte
  - DRAM chip configurations from 64 Mbits to 1 Gbit with x8/x16 data ports
  - Full ECC support
  - Page mode support (up to 16 simultaneous open pages)
  - Contiguous or discontiguous memory mapping

MPC8540 Integrated Processor Hardware Specifications, Rev. 4.1




Figure 4. DDR SDRAM Interface Input Timing

# 6.2.2 DDR SDRAM Output AC Timing Specifications

For chip selects  $\overline{MCS1}$  and  $\overline{MCS2}$ , there will always be at least 200 DDR memory clocks coming out of self-refresh after an  $\overline{HRESET}$  before a precharge occurs. This will not necessarily be the case for chip selects  $\overline{MCS0}$  and  $\overline{MCS3}$ .

## 6.2.2.1 DLL Enabled Mode

Table 16 and Table 17 provide the output AC timing specifications and measurement conditions for the DDR SDRAM interface with the DDR DLL enabled.

Table 16. DDR SDRAM Output AC Timing Specifications-DLL Mode

At recommended operating conditions with  $GV_{DD}$  of 2.5 V ± 5%.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
MCK[n] cycle time, (MCK[n]/MCK[n] crossing)	t <sub>MCK</sub>	6	10	ns	2
On chip Clock Skew	t <sub>MCKSKEW</sub>	_	150	ps	3, 8
MCK[n] duty cycle	t <sub>MCKH</sub> /t <sub>MCK</sub>	45	55	%	8
ADDR/CMD output valid	t <sub>DDKHOV</sub>	_	3	ns	4, 9
ADDR/CMD output invalid	t <sub>DDKHOX</sub>	1	_	ns	4, 9
Write CMD to first MDQS capture edge	t <sub>DDSHMH</sub>	t <sub>MCK</sub> + 1.5	t <sub>MCK</sub> + 4.0	ns	5
MDQ/MECC/MDM output setup with respect to MDQS  333 MHz 266 MHz 200 MHz	<sup>t</sup> DDKHDS, <sup>t</sup> DDKLDS	900 1100 1200	_	ps	6, 9
MDQ/MECC/MDM output hold with respect to MDQS  333 MHz 266 MHz 200 MHz	t <sub>DDKHDX,</sub> t <sub>DDKLDX</sub>	900 1100 1200	_	ps	6, 9
MDQS preamble start	t <sub>DDSHMP</sub>	$0.75 \times t_{MCK} + 1.5$	$0.75 \times t_{MCK} + 4.0$	ns	7, 8

MPC8540 Integrated Processor Hardware Specifications, Rev. 4.1

## Table 16. DDR SDRAM Output AC Timing Specifications-DLL Mode (continued)

At recommended operating conditions with  $GV_{DD}$  of 2.5 V ± 5%.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
MDQS epilogue end	t <sub>DDSHME</sub>	1.5	4.0	ns	7, 8

### Notes:

- 1.The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (OX or DX). For example, t<sub>DDKHOV</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (O) are valid (V) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- 2.All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3.Maximum possible clock skew between a clock MCK[n] and its relative inverse clock MCK[n], or between a clock MCK[n] and a relative clock MCK[m] or MSYNC\_OUT. Skew measured between complementary signals at GV<sub>DD</sub>/2.
- 4.ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK and MDQ/MECC/MDM/MDQS.
- 5.Note that t<sub>DDSHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDSHMH</sub> describes the DDR timing (DD) from the rising edge of the MSYNC\_IN clock (SH) until the MDQS signal is valid (MH). t<sub>DDSHMH</sub> can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. These controls allow the relationship between the synchronous clock control timing and the source-synchronous DQS domain to be modified by the user. For best turnaround times, these may need to be set to delay t<sub>DDSHMH</sub> an additional 0.25t<sub>MCK</sub>. This will also affect t<sub>DDSHMP</sub> and t<sub>DDSHME</sub> accordingly. See the MPC8540 PowerQUICC III Integrated Host Processor Reference Manual for a description and understanding of the timing modifications enabled by use of these bits.
- 6.Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the MPC8540.
- 7.All outputs are referenced to the rising edge of MSYNC\_IN (S) at the pins of the MPC8540. Note that t<sub>DDSHMP</sub> follows the symbol conventions described in note 1. For example, t<sub>DDSHMP</sub> describes the DDR timing (DD) from the rising edge of the MSYNC\_IN clock (SH) for the duration of the MDQS signal precharge period (MP).
- 8. Guaranteed by design.
- 9. Guaranteed by characterization.

Figure 5 provides the AC test load for the DDR bus.




Figure 5. DDR AC Test Load

**Table 17. DDR SDRAM Measurement Conditions** 

Symbol	DDR	Unit	Notes
V <sub>TH</sub>	MV <sub>REF</sub> ± 0.31 V	V	1
Vouт	$0.5 \times \text{GV}_{\text{DD}}$	V	2

## Notes:

- 1.Data input threshold measurement point.
- 2.Data output measurement point.

MPC8540 Integrated Processor Hardware Specifications, Rev. 4.1

Table 22. GMII, MII, RGMII, RTBI, and TBI DC Electrical Characteristics

Parameters	Symbol	Min	Max	Unit
Supply voltage 2.5 V	LV <sub>DD</sub>	2.37	2.63	V
Output high voltage (LV <sub>DD</sub> = Min, I <sub>OH</sub> = -1.0 mA)	V <sub>OH</sub>	2.00	LV <sub>DD</sub> + 0.3	V
Output low voltage (LV <sub>DD</sub> = Min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	GND – 0.3	0.40	V
Input high voltage	V <sub>IH</sub>	1.70	LV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	-0.3	0.70	V
Input high current (V <sub>IN</sub> <sup>1</sup> = LV <sub>DD</sub> )	I <sub>IH</sub>	_	10	μΑ
Input low current (V <sub>IN</sub> <sup>1</sup> = GND)	I <sub>IL</sub>	-15	_	μΑ

### Note:

#### 8.2 GMII, MII, TBI, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for GMII, MII, TBI, RGMII, and RTBI are presented in this section.

# **GMII AC Timing Specifications**

This section describes the GMII transmit and receive AC timing specifications.

#### 8.2.1.1 **GMII Transmit AC Timing Specifications**

Table 23 provides the GMII transmit AC timing specifications.

**Table 23. GMII Transmit AC Timing Specifications** 

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%, or LV<sub>DD</sub>=2.5V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
GTX_CLK clock period	t <sub>GTX</sub>	_	8.0	_	ns
GTX_CLK duty cycle	t <sub>GTXH</sub> /t <sub>GTX</sub>	40	_	60	%
GMII data TXD[7:0], TX_ER, TX_EN setup time	t <sub>GTKHDV</sub>	2.5	_	_	ns
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	t <sub>GTKHDX</sub> 3	0.5	_	5.0	ns

MPC8540 Integrated Processor Hardware Specifications, Rev. 4.1 Freescale Semiconductor 23

<sup>1.</sup> Note that the symbol  $V_{IN}$ , in this case, represents the LV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

Ethernet: Three-Speed,10/100, MII Management

## Table 23. GMII Transmit AC Timing Specifications (continued)

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%, or LV<sub>DD</sub>=2.5V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	
GTX_CLK data clock rise and fall time	t <sub>GTXR</sub> , t <sub>GTXF</sub> <sup>2,4</sup>	_	_	1.0	ns	

### Notes:

- 1. The symbols used for timing specifications herein follow the pattern t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>GTKHDV</sub> symbolizes GMII transmit timing (GT) with respect to the t<sub>GTX</sub> clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also, t<sub>GTKHDX</sub> symbolizes GMII transmit timing (GT) with respect to the t<sub>GTX</sub> clock reference (K) going to the high state (H) relative to the time date input signals (D) going invalid (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>GTX</sub> represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- Signal timings are measured at 0.7 V and 1.9 V voltage levels.
- 3. Guaranteed by characterization.
- 4. Guaranteed by design.

Figure 7 shows the GMII transmit AC timing diagram.




Figure 7. GMII Transmit AC Timing Diagram

# 8.2.1.2 GMII Receive AC Timing Specifications

Table 24 provides the GMII receive AC timing specifications.

**Table 24. GMII Receive AC Timing Specifications** 

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%, or LV<sub>DD</sub>=2.5V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
RX_CLK clock period	t <sub>GRX</sub>	_	8.0	_	ns
RX_CLK duty cycle	t <sub>GRXH</sub> /t <sub>GRX</sub>	40	_	60	ns
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t <sub>GRDVKH</sub>	2.0	_	_	ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	t <sub>GRDXKH</sub>	0.5	_	_	ns

Ethernet: Three-Speed,10/100, MII Management

25

## Table 24. GMII Receive AC Timing Specifications (continued)

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%, or LV<sub>DD</sub>=2.5V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
RX_CLK clock rise and fall time	t <sub>GRXR</sub> , t <sub>GRXF</sub> <sup>2,3</sup>	_	_	1.0	ns

### Note:

- 1.The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>GRDVKH</sub> symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>RX</sub> clock reference (K) going to the high state (H) or setup time. Also, t<sub>GRDXKL</sub> symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>GRX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>GRX</sub> represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. Signal timings are measured at 0.7 V and 1.9 V voltage levels.
- 3. Guaranteed by design.

Figure 8 provides the AC test load for TSEC.




Figure 8. TSEC AC Test Load

Figure 9 shows the GMII receive AC timing diagram.




Figure 9. GMII Receive AC Timing Diagram

33

Figure 15 shows the MII transmit AC timing diagram.




Figure 15. MII Transmit AC Timing Diagram

# 8.3.2.2 MII Receive AC Timing Specifications

Table 32 provides the MII receive AC timing specifications.

Parameter/Condition Symbol 1 Min Typ Max Unit RX\_CLK clock period 10 Mbps 400 ns  $t_{MRX}$ RX\_CLK clock period 100 Mbps 40 ns  $t_{MRX}$ RX\_CLK duty cycle 35 65 % t<sub>MRXH</sub>/t<sub>MRX</sub> RXD[7:0], TX\_DV, TX\_ER setup time to RX\_CLK 10.0 ns **t**MRDVKH RXD[7:0], TX\_DV, TX\_ER hold time to RX\_CLK 10.0 **t**MRDXKH ns  $t_{MRXR},\,t_{MRXF}^{~~2,3}$ RX\_CLK clock rise and fall time 1.0 4.0 ns

**Table 32. MII Receive AC Timing Specifications** 

### Note:

- 1.The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MRDVKH</sub> symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKH</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or hold time. Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>MRX</sub> represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. Signal timings are measured at 0.7 V and 1.9 V voltage levels.
- 3. Guaranteed by design.

**Local Bus** 

# 9 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8540.

# 9.1 Local Bus DC Electrical Characteristics

Table 35 provides the DC electrical characteristics for the local bus interface.

**Table 35. Local Bus DC Electrical Characteristics** 

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current (V <sub>IN</sub> <sup>1</sup> = 0 V or V <sub>IN</sub> = V <sub>DD</sub> )	I <sub>IN</sub>	_	±5	μΑ
High-level output voltage (OV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	OV <sub>DD</sub> - 0.2	_	V
Low-level output voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	_	0.2	V

### Note:

# 9.2 Local Bus AC Electrical Specifications

Table 36 describes the general timing parameters of the local bus interface of the MPC8540 with the DLL enabled.

Table 36. Local Bus General Timing Parameters - DLL Enabled

Parameter	POR Configuration	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time		t <sub>LBK</sub>	6.0	_	ns	2
LCLK[n] skew to LCLK[m] or LSYNC_OUT		t <sub>LBKSKEW</sub>	_	150	ps	3, 9
Input setup to local bus clock (except LUPWAIT)		t <sub>LBIVKH1</sub>	1.8	_	ns	4, 5, 8
LUPWAIT input setup to local bus clock		t <sub>LBIVKH2</sub>	1.7	_	ns	4, 5
Input hold from local bus clock (except LUPWAIT)		t <sub>LBIXKH1</sub>	0.5	_	ns	4, 5, 8
LUPWAIT input hold from local bus clock		t <sub>LBIXKH2</sub>	1.0	_	ns	4, 5
LALE output transition to LAD/LDP output transition (LATCH hold time)		t <sub>LBOTOT</sub>	1.5	_	ns	6

<sup>1.</sup> Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

### PCI/PCI-X

Figure 18 provides the AC test load for PCI and PCI-X.




Figure 32. PCI/PCI-X AC Test Load

Figure 33 shows the PCI/PCI-X input AC timing conditions.




Figure 33. PCI-PCI-X Input AC Timing Measurement Conditions

Figure 34 shows the PCI/PCI-X output AC timing conditions.




Figure 34. PCI-PCI-X Output AC Timing Measurement Condition

Table 43 provides the PCI-X AC timing specifications at 66 MHz.

Table 43. PCI-X AC Timing Specifications at 66 MHz

Parameter	Symbol	Min	Max	Unit	Notes
SYSCLK to signal valid delay	<sup>t</sup> PCKHOV	_	3.8	ns	1, 2, 3, 7, 8
Output hold from SYSCLK	t <sub>PCKHOX</sub>	0.7	_	ns	1, 10
SYSCLK to output high impedance	t <sub>PCKHOZ</sub>	_	7	ns	1, 4, 8, 11
Input setup time to SYSCLK	t <sub>PCIVKH</sub>	1.7	_	ns	3, 5
Input hold time from SYSCLK	t <sub>PCIXKH</sub>	0.5	_	ns	10
REQ64 to HRESET setup time	t <sub>PCRVRH</sub>	10	_	clocks	11
HRESET to REQ64 hold time	t <sub>PCRHRX</sub>	0	50	ns	11
HRESET high to first FRAME assertion	t <sub>PCRHFV</sub>	10	_	clocks	9, 11

MPC8540 Integrated Processor Hardware Specifications, Rev. 4.1

Table 44. PCI-X AC Timing Specifications at 133 MHz (continued)

Parameter	Symbol	Min	Max	Unit	Notes
HRESET to PCI-X initialization pattern hold time	t <sub>PCRHIX</sub>	0	50	ns	6, 12

#### Notes:

- 1.See the timing measurement conditions in the PCI-X 1.0a Specification.
- 2.Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.
- 3. Setup time for point-to-point signals applies to REQ and GNT only. All other signals are bused.
- 4.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5.Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time
- 6.Maximum value is also limited by delay to the first transaction (time for HRESET high to first configuration access, t<sub>PCRHFV</sub>). The PCI-X initialization pattern control signals after the rising edge of HRESET must be negated no later than two clocks before the first FRAME and must be floated no later than one clock before FRAME is asserted.
- 7.A PCI-X device is permitted to have the minimum values shown for t<sub>PCKHOV</sub> and t<sub>CYC</sub> only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.
- 8.Device must meet this specification independent of how many outputs switch simultaneously.
- 9.The timing parameter t<sub>PCIVKH</sub> is a minimum of 1.4 ns rather than the minimum of 1.2 ns in the *PCI-X 1.0a Specification.*
- 10. The timing parameter t<sub>PCRHFV</sub> is a minimum of 10 clocks rather than the minimum of 5 clocks in the *PCI-X 1.0a* Specification.
- 11. Guaranteed by characterization.
- 12. Guaranteed by design.

# 13 RapidIO

This section describes the DC and AC electrical specifications for the RapidIO interface of the MPC8540.

# 13.1 RapidIO DC Electrical Characteristics

RapidIO driver and receiver DC electrical characteristics are provided in Table 45 and Table 46, respectively.

Table 45. RapidIO 8/16 LP-LVDS Driver DC Electrical Characteristics

At recommended operating conditions with OV<sub>DD</sub> of 3.3 V  $\pm$  5%.

Characteristic	Symbol	Min	Max	Unit	Notes
Differential output high voltage	V <sub>OHD</sub>	247	454	mV	1, 2
Differential output low voltage	V <sub>OLD</sub>	-454	-247	mV	1, 2
Differential offset voltage	ΔV <sub>OSD</sub>	_	50	mV	1,3
Output high common mode voltage	V <sub>OHCM</sub>	1.125	1.375	V	1, 4
Output low common mode voltage	V <sub>OLCM</sub>	1.125	1.375	V	1, 5

Table 49. RapidIO Driver AC Timing Specifications—1 Gbps Data Rate

Characteristic	Symbol	Range		Unit	Notes
Characteristic		Min	Max	Offic	Notes
Differential output high voltage	V <sub>OHD</sub>	200	540	mV	1
Differential output low voltage	V <sub>OLD</sub>	-540	-200	mV	1
Duty cycle	DC	48	52	%	2, 6
V <sub>OD</sub> rise time, 20%–80% of peak to peak differential signal swing	t <sub>FALL</sub>	100	_	ps	3, 6
V <sub>OD</sub> fall time, 20%–80% of peak to peak differential signal swing	t <sub>RISE</sub>	100	_	ps	6
Data valid	DV	575	_	ps	6
Skew of any two data outputs	t <sub>DPAIR</sub>	_	100	ps	4, 6
Skew of single data outputs to associated clock	t <sub>SKEW,PAIR</sub>	-100	100	ps	5, 6

### Notes:

- 1.See Figure 38.
- 2.Requires ±100 ppm long term frequency stability.
- 3.Measured at  $V_{OD} = 0 \text{ V}$ .
- 4. Measured using the RapidIO transmit mask shown in Figure 38.
- 5.See Figure 43.
- 6.Guaranteed by design.

The compliance of driver output signals TD[0:15] and TFRAME with their minimum data valid window (DV) specification shall be determined by generating an eye pattern for each of the data signals and comparing the eye pattern of each data signal with the RapidIO transmit mask shown in Figure 38. The value of X2 used to construct the mask shall be  $(1 - DV_{min})/2$ . A signal is compliant with the data valid window specification if the transmit mask can be positioned on the signal's eye pattern such that the eye pattern falls entirely within the unshaded portion of the mask.




Figure 38. RapidIO Transmit Mask

MPC8540 Integrated Processor Hardware Specifications, Rev. 4.1

### **RapidIO**

enough that increasing the length of the sequence does not cause the resulting eye pattern to change from one that complies with the RapidIO receive mask to one that does not comply with the mask. The data carried by any given data signal in the interface may not be correlated with the data carried by any other data signal in the interface. The zero-crossings of the clock associated with a data signal shall be used as the timing reference for aligning the multiple recordings of the data signal when the recordings are overlaid.

While the method used to make the recordings and overlay them to form the eye pattern is not specified, the method used shall be demonstrably equivalent to the following method. The signal under test is repeatedly recorded with a digital oscilloscope in infinite persistence mode. Each recording is triggered by a zero-crossing of the clock associated with the data signal under test. Roughly half of the recordings are triggered by positive-going clock zero-crossings and roughly half are triggered by negative-going clock zero-crossings. Each recording is at least 1.9 UI in length (to ensure that at least one complete eye is formed) and begins 0.5 UI before the trigger point (0.5 UI before the associated clock zero-crossing). Depending on the length of the individual recordings used to generate the eye pattern, one or more complete eyes will be formed. Regardless of the number of eyes, the eye whose center is immediately to the right of the trigger point is the eye used for compliance testing.

An example of an eye pattern generated using the above method with recordings 3 UI in length is shown in Figure 41. In this example, there is no skew between the signal under test and the associated clock used to trigger the recordings. If skew was present, the eye pattern would be shifted to the left or right relative to the oscilloscope trigger point.




Figure 41. Example Receiver Input Eye Pattern

# 14 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions.

# 14.1 Package Parameters for the MPC8540 FC-PBGA

The package parameters are as provided in the following list. The package type is  $29 \text{ mm} \times 29 \text{ mm}$ , 783 flip chip plastic ball grid array (FC-PBGA).

Die size  $12.2 \text{ mm} \times 9.5 \text{ mm}$ Package outline  $29 \text{ mm} \times 29 \text{ mm}$ 

Interconnects783Pitch1 mmMinimum module height3.07 mmMaximum module height3.75 mm

Solder Balls 62 Sn/36 Pb/2 Ag

Ball diameter (typical) 0.5 mm

## Package and Pin Listings

Table 53. MPC8540 Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes		
Power Management						
ASLEEP	AG18	I/O		9, 19		
	Power and Ground Signals					
AV <sub>DD</sub> 1	AH19	Power for e500 PLL (1.2 V)	AV <sub>DD</sub> 1			
AV <sub>DD</sub> 2	AH18	Power for CCB PLL (1.2 V)	AV <sub>DD</sub> 2			
GND	A12, A17, B3, B14, B20, B26, B27, C2, C4, C11,C17, C19, C22, C27, D8, E3, E12, E24, F11, F18, F23, G9, G12, G25, H4, H12, H14, H17, H20, H22, H27, J19, J24, K5, K9, K18, K23, K28, L6, L20, L25, M4, M12, M14, M16, M22, M27, N2, N13, N15, N17, P12, P14, P16, P23, R13, R15, R17, R20, R26, T3, T8, T10, T12, T14, T16, U6, U13, U15, U16, U17, U21, V7, V10, V26, W5, W18, W23, Y8, Y16, AA6, AA13, AB4, AB11, AB19, AC6, AC9, AD3, AD8, AD17, AF2, AF4, AF10, AF13, AF15, AF27, AG3, AG7, AG26	_				
GV <sub>DD</sub>	A14, A20, A25, A26, A27, A28, B17, B22, B28, C12, C28, D16, D19, D21, D24, D28, E17, E22, F12, F15, F19, F25, G13, G18, G20, G23, G28, H19, H24, J12, J17, J22, J27, K15, K20, K25, L13, L23, L28, M25, N21	Power for DDR DRAM I/O Voltage (2.5 V)	GV <sub>DD</sub>			
LV <sub>DD</sub>	A4, C5, E7, H10	Reference Voltage; Three-Speed Ethernet I/O (2.5 V, 3.3 V)	LV <sub>DD</sub>			
MV <sub>REF</sub>	N27	Reference Voltage Signal; DDR	MV <sub>REF</sub>			
No Connects	AH26, AH27, AH28, AG28, AF28, AE28, AH1, AG1, AH2, B1, B2, A2, A3, AH25, H1, H2, J1, J2, J3, J4, J5, J6, J7, J8, K8, K7, K6, K3, K2, K1, L1, L2, L3, L4, L5, L8, L9, L10, L11, M10, M9, M8, M7, M6, M3, M2, P7, P6, P5, P4, P3, P2, P1, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, T9, T6, T5, T4, T1, U1, U2, U3, U4, U8, U10, V5, V4, V3, V2, V1, W1, W2, W3, W6, W7, W8, W9, Y1, Y2, Y3, Y4, Y5, Y6, Y9, AA8, AA7, AA4, AA3, AA2, AA1, AB1, AB2, AB3, AB5, AB6, AC7, AC4, AC3, AC2, AC1	_		16		
OV <sub>DD</sub>	D1, E4, H3, K4, K10, L7, M5, N3, P22, R19, R25, T2, T7, U5, U20, U26, V8, W4, W13, W19, W21, Y7, Y23, AA5, AA12, AA16, AA20, AB7, AB9, AB26, AC5, AC11, AC17, AD4, AE1, AE8, AE10, AE15, AF7, AF12, AG27, AH4	PCI/PCI-X, RapidIO, 10/100 Ethernet, and other Standard (3.3 V)	OV <sub>DD</sub>			

Thermal

Thermagon Inc.

888-246-9050

4707 Detroit Ave.

Cleveland, OH 44102

Internet: www.thermagon.com

# 16.2.4 Heat Sink Selection Examples

The following section provides a heat sink selection example using one of the commercially available heat sinks.

## 16.2.4.1 Case 1

For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:

$$T_J = T_I + T_R + (\theta_{JC} + \theta_{INT} + \theta_{SA}) \times P_D$$

where

 $T_J$  is the die-junction temperature

T<sub>I</sub> is the inlet cabinet ambient temperature

T<sub>R</sub> is the air temperature rise within the computer cabinet

 $\theta_{JC}$  is the junction-to-case thermal resistance

 $\theta_{INT}$  is the adhesive or interface material thermal resistance

 $\theta_{SA}$  is the heat sink base-to-ambient thermal resistance

P<sub>D</sub> is the power dissipated by the device

During operation the die-junction temperatures  $(T_J)$  should be maintained within the range specified in Table 2. The temperature of air cooling the component greatly depends on the ambient inlet air temperature and the air temperature rise within the electronic cabinet. An electronic cabinet inlet-air temperature  $(T_A)$  may range from 30° to 40°C. The air temperature rise within a cabinet  $(T_R)$  may be in the range of 5° to 10°C. The thermal resistance of some thermal interface material  $(\theta_{INT})$  may be about 1°C/W. Assuming a  $T_I$  of 30°C, a  $T_R$  of 5°C, a FC-PBGA package  $\theta_{JC}$  = 0.8, and a power consumption  $(P_D)$  of 7.0 W, the following expression for  $T_J$  is obtained:

Die-junction temperature: 
$$T_J = 30^{\circ}C + 5^{\circ}C + (0.8^{\circ}C/W + 1.0^{\circ}C/W + \theta_{SA}) \times 7.0 \text{ W}$$

The heat sink-to-ambient thermal resistance ( $\theta_{SA}$ ) versus airflow velocity for a Thermalloy heat sink #2328B is shown in Figure 49.

Assuming an air velocity of 2 m/s, we have an effective  $\theta_{SA+}$  of about 3.3 C/W, thus

$$T_I = 30 C + 5 C + (0.8 C/W + 1.0 C/W + 3.3 C/W) \times 7.0 W,$$

resulting in a die-junction temperature of approximately 71 C which is well within the maximum operating temperature of the component.

# 17.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the MPC8540 can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8540 system, and the MPC8540 itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each  $V_{DD}$ ,  $OV_{DD}$ ,  $OV_{DD}$ , and  $OV_{DD}$  pins of the MPC8540. These decoupling capacitors should receive their power from separate  $OV_{DD}$ ,  $OV_{D$ 

These capacitors should have a value of 0.01 or 0.1 µF. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$ ,  $OV_{DD}$ ,  $OV_{DD}$ , and  $LV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors— $100-330~\mu F$  (AVX TPS tantalum or Sanyo OSCON).

# 17.4 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to  $OV_{DD}$ ,  $GV_{DD}$ , or  $LV_{DD}$  as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external V<sub>DD</sub>, GV<sub>DD</sub>, LV<sub>DD</sub>, OV<sub>DD</sub>, and GND pins of the MPC8540.

# 17.5 Output Buffer DC Impedance

The MPC8540 drivers are characterized over process, voltage, and temperature. There are two driver types: a push-pull single-ended driver (open drain for I<sup>2</sup>C) for all buses except RapidIO, and a current-steering differential driver for the RapidIO port.

To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then, the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 53). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and  $R_P$  is trimmed until the voltage at the pad equals  $OV_{DD}/2$ .  $R_P$  then becomes the resistance of the pull-up devices.  $R_P$  and  $R_N$  are designed to be close to each other in value. Then,  $Z_0 = (R_P + R_N)/2$ .

# **18 Document Revision History**

Table 61 provides a revision history for this hardware specification.

**Table 61. Document Revision History** 


Rev. No.	Substantive Change(s)
4.1	Inserted Figure 3 and paragraph above it.  Added PCI/PCI-X row to Input Voltage characteristic and added footnote 6 to Table 1.
4	Updated Note in Section 2.1.2, "Power Sequencing."  Updated back page information.
3.5	Updated Section 2.1.2, "Power Sequencing." Replaced Section 17.8, "JTAG Configuration Signals."
3.4	Corrected MV <sub>REF</sub> Max Value in Table 1. Corrected MV <sub>REF</sub> Max Value in Table 2. Added new revision level information to Table 62
3.3	Updated MV <sub>REF</sub> Max Value in Table 1. Removed Figure 3. In Table 4, replaced TBD with power numbers and added footnote. Updated specs and footnotes in Table 8. Corrected max number for MV <sub>REF</sub> in Table 13. Changed parameter "Clock cycle duration" to "Clock period" in Table 29. Added note 4 to t <sub>LBKHOV1</sub> and removed LALE reference from t <sub>LBKHOV3</sub> in Table 36 and Table 37. Updated LALE signal in Figure 19 and Figure 20. Modified Figure 23. Modified Figure 55.

Table 61. Document Revision History (continued)

Rev. No.	Substantive Change(s)
2.0	Section 1.1—Updated features list to coincide with latest version of the reference manual
	Table 1 and Table 2—Addition of SYSCLK to OV <sub>IN</sub>
	Table 2—Addition of notes 1 and 2
	Table 3—Addition of note 1
	Table 5—New
	Section 4—New
	Table 13—Addition of I <sub>VREF</sub>
	Removed Figure 4 DDR SRAM Input TIming Diagram
	Table 15—Modified maximum values for t <sub>DISKEW</sub>
	Table 16—Added MSYNC_OUT to tMCKSKEW2
	Figure 5—New
	Section 6.2.1—Removed Figure 4, "DDR SDRAM Input Timing Diagram"
	Section 8.1—Removed references to 2.5 V from first paragraph
	Figure 8—New
	Table 21 and Table 22—Modified "conditions" for I <sub>IH</sub> and I <sub>IL</sub>
	Table 23—Addition of min and max for GTX_CLK125 reference clock duty cycle
	Table 27 —Addition of min and max for GTX_CLK125 reference clock duty cycle
	Table 29—Addition of min and max for GTX_CLK125 reference clock duty cycle
	Table 30—VOH min and conditions; I <sub>IH</sub> and I <sub>IL</sub> conditions
	Table 31—Min and max for t <sub>MTXR</sub> and t <sub>MTXF</sub>
	Table 32—Min and max for t <sub>MRXR</sub> and t <sub>MRXF</sub>
	Figure 23 and Figure 24—Changed LSYNC_IN to Internal clock at top of each figure
	Figure 18—New
	Figure 18—New
	Table 36—Removed row for tLBKHOX3
	Table 43—New (AC timing of PCI-X at 66 MHz)
	Table 53—Addition of note 19
	Figure 55—Addition of jumper and note at top of diagram
	Table 55: Changed max bus freq for 667 core to 166
	Section 16.2.1—Modified first paragraph
	Figure 46—Modified
	Figure 47—New
	Table 59—Modified thermal resistance data
	Section 16.2.4.2—Modified first and second paragraphs

# 19.2 Part Marking

Parts are marked as the example shown in Figure 56.



### Notes:

MMMMM is the 5-digit mask number.

ATWLYYWWA is the traceability code.

CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States. YWWLAZ is the assembly traceability code.

Figure 56. Part Marking for FC-PBGA Device

MPC8540 Integrated Processor Hardware Specifications, Rev. 4.1 Freescale Semiconductor 101

### How to Reach Us:

#### Home Page:

www.freescale.com

### Web Support:

http://www.freescale.com/support

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

## For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
+1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product is a PowerPC microprocessor. The PowerPC name is a trademark of IBM Corp. and is used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2004-2007. All rights reserved.

Document Number: MPC8540EC

Rev. 4.1 07/2007



