Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	667MHz
Co-Processors/DSP	-
RAM Controllers	DDR, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (1), 10/100/1000Mbps (2)
SATA	-
USB	-
Voltage - I/O	2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	783-BFBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8540cpx667jc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4 Clock Timing

4.1 System Clock Timing

Table 7 provides the system clock (SYSCLK) AC timing specifications for the MPC8540.

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
SYSCLK frequency	f _{SYSCLK}			166	MHz	1
SYSCLK cycle time	t _{SYSCLK}	6.0	_	_	ns	
SYSCLK rise and fall time	t _{KH} , t _{KL}	0.6	1.0	1.2	ns	2
SYSCLK duty cycle	t _{KHKL} /t _{SYSCLK}	40	_	60	%	3
SYSCLK jitter				+/- 150	ps	4, 5

Table 7. SYSCLK AC Timing Specifications

Notes:

1.Caution: The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 15.2, "Platform/System PLL Ratio," and Section 15.3, "e500 Core PLL Ratio," for ratio settings.

- 2. Rise and fall times for SYSCLK are measured at 0.6 V and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the total input jitter—short term and long term—and is guaranteed by design.
- 5. For spread spectrum clocking, guidelines are +/-1% of the input frequency with a maximum of 60 kHz of modulation regardless of the input frequency.

4.2 **TSEC Gigabit Reference Clock Timing**

Table 7 provides the TSEC gigabit reference clock (EC_GTX_CLK125) AC timing specifications for the MPC8540.

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
EC_GTX_CLK125 frequency	f _{G125}	—	125		MHz	
EC_GTX_CLK125 cycle time	t _{G125}	—	8	_	ns	
EC_GTX_CLK125 rise and fall time LV _{DD} =2.5 LV _{DD} =3.3	t _{G125R} , t _{G125F}	_	_	0.75 1	ns	2
EC_GTX_CLK125 duty cycle GMII, TBI RGMII, RTBI	t _{G125H} /t _{G125}	45 47	_	55 53	%	1,3

 Table 8. EC_GTX_CLK125 AC Timing Specifications

Notes:

1. Timing is guaranteed by design and characterization.

- 2. Rise and fall times for EC_GTX_CLK125 are measured from 0.5V and 2.0V for LV_{DD}=2.5V, and from 0.6 and 2.7V for LV_{DD}=3.3V.
- 3. EC_GTX_CLK125 is used to generate GTX clock for TSEC transmitter with 2% degradation EC_GTX_CLK125 duty cycle can be loosened from 47/53% as long as PHY device can tolerate the duty cycle generated by GTX_CLK of TSEC.

Ethernet: Three-Speed, 10/100, MII Management

8.2.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

8.2.2.1 MII Transmit AC Timing Specifications

Table 25 provides the MII transmit AC timing specifications.

Table 25. MII Transmit AC Timing Specifications

At recommended operating conditions with LV_{DD} of 3.3 V \pm 5%, or LV_{DD}=2.5V \pm 5%.

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit
TX_CLK clock period 10 Mbps	t _{MTX} ²	—	400	—	ns
TX_CLK clock period 100 Mbps	t _{MTX}	—	40	—	ns
TX_CLK duty cycle	t _{MTXH} /t _{MTX}	35	—	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t _{MTKHDX}	1	5	15	ns
TX_CLK data clock rise and fall time	t _{MTXR} , t _{MTXF} ^{2,3}	1.0	_	4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.3.Guaranteed by design.

Figure 10 shows the MII transmit AC timing diagram.



Figure 10. MII Transmit AC Timing Diagram

Ethernet: Three-Speed, 10/100, MII Management

8.2.3.2 TBI Receive AC Timing Specifications

Table 28 provides the TBI receive AC timing specifications.

Table 28. TBI Receive AC Timing Specifications

At recommended operating conditions with LV_{DD} of 3.3 V \pm 5%, or LV_{DD}=2.5V \pm 5%.

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit
RX_CLK clock period	t _{TRX}		16.0		ns
RX_CLK skew	t _{SKTRX}	7.5	—	8.5	ns
RX_CLK duty cycle	t _{TRXH} /t _{TRX}	40	—	60	%
RCG[9:0] setup time to rising RX_CLK	t _{TRDVKH}	2.5	—	—	ns
RCG[9:0] hold time to rising RX_CLK	t _{trdxkh}	1.5	—	—	ns
RX_CLK clock rise time and fall time	t _{TRXR} , t _{TRXF} ^{2,3}	0.7	_	2.4	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)}

(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{TRDVKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{TRX} clock reference (K) going to the high (H) state or setup time. Also, t_{TRDXKH} symbolizes TBI receive timing (TR) with respect to the time data invalid (X) relative to the t_{TRX} clock reference (K) going to the high (D) went invalid (X) relative to the t_{TRX} clock reference (K) going to the high (D) went invalid (X) relative to the t_{TRX} clock reference (K) going to the high (D) went invalid (X) relative to the t_{TRX} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{TRX} represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (TRX).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3.Guaranteed by design.

Figure 13 shows the TBI receive AC timing diagram.



Figure 13. TBI Receive AC Timing Diagram

8.4.2 MII Management AC Electrical Specifications

Table 34 provides the MII management AC timing specifications.

Table 34. MII Management AC Timing Specifications

At recommended operating conditions with OV_{DD} is 3.3 V ± 5%.

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit	Notes
MDC frequency	f _{MDC}	0.893	_	10.4	MHz	2, 4
MDC period	t _{MDC}	96	—	1120	ns	
MDC clock pulse width high	t _{MDCH}	32	—	—	ns	
MDC to MDIO valid	t _{MDKHDV}			2*[1/(f _{ccb_clk} /8)]	ns	3
MDC to MDIO delay	t _{MDKHDX}	10	—	2*[1/(f _{ccb_clk} /8)]	ns	3
MDIO to MDC setup time	t _{MDDVKH}	5	—	—	ns	
MDIO to MDC hold time	t _{MDDXKH}	0	—	—	ns	
MDC rise time	t _{MDCR}	_	—	10	ns	4
MDC fall time	t _{MDHF}	—	—	10	ns	4

Notes:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)}

(reference)(state) for inputs and $t_{(first two letters of functional block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2. This parameter is dependent on the CCB clock speed (that is, for a CCB clock of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a CCB clock of 333 MHz, the maximum frequency is 10.4 MHz and the minimum frequency is 1.5 MHz).

3. This parameter is dependent on the CCB clock speed (that is, for a CCB clock of 267 MHz, the delay is 60 ns and for a CCB clock of 333 MHz, the delay is 48 ns).

4. Guaranteed by design.

Figure 17 shows the MII management AC timing diagram.



Figure 17. MII Management Interface Timing Diagram

Parameter	POR Configuration	Symbol ¹	Min	Мах	Unit	Notes
Local bus clock to output high impedance	TSEC2_TXD[6:5] = 00	t _{LBKLOZ2}	_	0.2	ns	7
for LAD/LDP	TSEC2_TXD[6:5] = 11 (default)			1.5		

 Table 37. Local Bus General Timing Parameters—DLL Bypassed (continued)

Notes:

1. The symbols used for timing specifications herein follow the pattern of t_{(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t_{(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one(1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the output (O) going invalid (X) or output hold time.}}

2.All timings are in reference to local bus clock for DLL bypass mode. Timings may be negative with respect to the local bus clock because the actual launch and capture of signals is done with the internal launch/capture clock, which precedes LCLK by t_{LBKHKT}.

3.Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at OV_{DD}/2.

4.All signals are measured from $OV_{DD}/2$ of the rising edge of local bus clock for DLL bypass mode to $0.4 \times OV_{DD}$ of the signal in question for 3.3-V signaling levels.

5.Input timings are measured at the pin.

6. The value of t_{LBOTOT} is defined as the sum of 1/2 or 1 ccb_clk cycle as programmed by LBCR[AHD], and the number of local bus buffer delays used as programmed at power-on reset with configuration pins TSEC2_TXD[6:5].

7.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

8. Guaranteed by characterization.

9.Guaranteed by design.

Figure 18 provides the AC test load for the local bus.



Figure 18. Local Bus AC Test Load

Figure 25 provides the AC test load for TDO and the boundary-scan outputs of the MPC8540.



Figure 25. AC Test Load for the JTAG Interface

Figure 26 provides the JTAG clock input timing diagram.



 $VM = Midpoint Voltage (OV_{DD}/2)$

Figure 26. JTAG Clock Input Timing Diagram

Figure 27 provides the $\overline{\text{TRST}}$ timing diagram.



Figure 27. TRST Timing Diagram

Figure 28 provides the boundary-scan timing diagram.



VM = Midpoint Voltage (OV_{DD}/2)



Figure 29 provides the test access port timing diagram.



Figure 29. Test Access Port Timing Diagram

11 I²C

This section describes the DC and AC electrical characteristics for the I^2C interface of the MPC8540.

11.1 I²C DC Electrical Characteristics

Table 39 provides the DC electrical characteristics for the I^2C interface of the MPC8540.

Table 39. I²C DC Electrical Characteristics

At recommended operating conditions with OV_{DD} of 3.3 V ± 5%.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	V _{IH}	$0.7 \times \text{OV}_{\text{DD}}$	OV _{DD} + 0.3	V	
Input low voltage level	V _{IL}	-0.3	$0.3\times\text{OV}_{\text{DD}}$	V	
Low level output voltage	V _{OL}	0	$0.2\times\text{OV}_{DD}$	V	1
Pulse width of spikes which must be suppressed by the input filter	t _{i2KHKL}	0	50	ns	2
Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max)	I	-10	10	μΑ	3
Capacitance for each I/O pin	CI		10	pF	

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2. Refer to the MPC8540 Integrated Processor Preliminary Reference Manual for information on the digital filter used.

3.I/O pins will obstruct the SDA and SCL lines if $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$ is switched off.

I2C

11.2 I²C AC Electrical Specifications

Table 40 provides the AC timing parameters for the I^2C interface of the MPC8540.

Table 40. I²C AC Electrical Specifications

All values refer to V_{IH} (min) and V_{IL} (max) levels (see Table 39).

Parameter	Symbol ¹	Min	Мах	Unit
SCL clock frequency	f _{I2C}	0	400	kHz
Low period of the SCL clock	t _{I2CL} ⁶	1.3	—	μS
High period of the SCL clock	t _{I2CH} ⁶	0.6	—	μS
Setup time for a repeated START condition	t _{I2SVKH} ⁶	0.6	—	μS
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t _{I2SXKL} 6	0.6		μS
Data setup time	t _{I2DVKH} ⁶	100	—	ns
Data hold time: CBUS compatible masters I ² C bus devices	t _{I2DXKL}	0 ²	0.9 ³	μS
Set-up time for STOP condition	t _{I2PVKH}	0.6	—	μS
Bus free time between a STOP and START condition	t _{I2KHDX}	1.3	—	μS
Noise margin at the LOW level for each connected device (including hysteresis)	V _{NL}	$0.1 \times OV_{DD}$	_	V
Noise margin at the HIGH level for each connected device (including hysteresis)	V _{NH}	$0.2 \times OV_{DD}$	_	V

Notes:

1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{12DVKH} symbolizes I²C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{12C} clock reference (K) going to the high (H) state or setup time. Also, t_{12SXKL} symbolizes I²C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t_{12C} clock reference (K) going to the low (L) state or hold time. Also, t_{12PVKH} symbolizes I²C timing (I2) for the time that the data with respect to the storp condition (P) reaching the valid state (V) relative to the t_{12C} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.MPC8540 provides a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL.

3. The maximum t_{I2DVKH} has only to be met if the device does not stretch the LOW period (t_{I2CL}) of the SCL signal.

 $4.C_B$ = capacitance of one bus line in pF.

6.Guaranteed by design.

Figure 18 provides the AC test load for the I^2C .



Figure 30. I²C AC Test Load

PCI/PCI-X

Figure 31 shows the AC timing diagram for the I^2C bus.



Figure 31. I²C Bus AC Timing Diagram

12 PCI/PCI-X

This section describes the DC and AC electrical specifications for the PCI/PCI-X bus of the MPC8540.

12.1 PCI/PCI-X DC Electrical Characteristics

Table 41 provides the DC electrical characteristics for the PCI/PCI-X interface of the MPC8540.

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V _{IH}	2	OV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current $(V_{IN}^2 = 0 V \text{ or } V_{IN} = V_{DD})$	I _{IN}	_	±5	μΑ
High-level output voltage (OV _{DD} = min, I _{OH} = −100 μA)	V _{OH}	OV _{DD} - 0.2	—	V
Low-level output voltage $(OV_{DD} = min, I_{OL} = 100 \mu A)$	V _{OL}	_	0.2	V

Table 41. PCI/PCI-X DC Electrical Characteristics ¹

Notes:

1.Ranges listed do not meet the full range of the DC specifications of the *PCI 2.2 Local Bus Specifications*. 2.Note that the symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 1 and Table 2.

Table 44. PCI-X AC Timing Specifications at 133 MHz	(continued)
---	-------------

Parameter	Symbol	Min	Max	Unit	Notes
HRESET to PCI-X initialization pattern hold time	t _{PCRHIX}	0	50	ns	6, 12

Notes:

1.See the timing measurement conditions in the PCI-X 1.0a Specification.

- 2. Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.
- 3.Setup time for point-to-point signals applies to REQ and GNT only. All other signals are bused.
- 4.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.
- 6.Maximum value is also limited by delay to the first transaction (time for HRESET high to first configuration access, t_{PCRHFV}). The PCI-X initialization pattern control signals after the rising edge of HRESET must be negated no later than two clocks before the first FRAME and must be floated no later than one clock before FRAME is asserted.
- 7.A PCI-X device is permitted to have the minimum values shown for t_{PCKHOV} and t_{CYC} only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.
- 8. Device must meet this specification independent of how many outputs switch simultaneously.
- 9. The timing parameter t_{PCIVKH} is a minimum of 1.4 ns rather than the minimum of 1.2 ns in the *PCI-X 1.0a Specification.*
- 10. The timing parameter t_{PCRHFV} is a minimum of 10 clocks rather than the minimum of 5 clocks in the PCI-X 1.0a Specification.
- 11. Guaranteed by characterization.
- 12.Guaranteed by design.

13 RapidIO

This section describes the DC and AC electrical specifications for the RapidIO interface of the MPC8540.

13.1 RapidIO DC Electrical Characteristics

RapidIO driver and receiver DC electrical characteristics are provided in Table 45 and Table 46, respectively.

Table 45. RapidIO 8/16 LP-LVDS Driver DC Electrical Characteristics

At recommended operating conditions with OV_{DD} of 3.3 V ± 5%.

Characteristic	Symbol	Min	Мах	Unit	Notes
Differential output high voltage	V _{OHD}	247	454	mV	1, 2
Differential output low voltage	V _{OLD}	-454	-247	mV	1, 2
Differential offset voltage	ΔV_{OSD}	—	50	mV	1,3
Output high common mode voltage	V _{OHCM}	1.125	1.375	V	1, 4
Output low common mode voltage	V _{OLCM}	1.125	1.375	V	1, 5

RapidIO

The eye pattern for a data signal is generated by making a large number of recordings of the signal and then overlaying the recordings. The number of recordings used to generate the eye shall be large enough that further increasing the number of recordings used does not cause the resulting eye pattern to change from one that complies with the RapidIO transmit mask to one that does not. Each data signal in the interface shall be carrying random or pseudo-random data when the recordings are made. If pseudo-random data is used, the length of the pseudo-random sequence (repeat length) shall be long enough that increasing the length of the sequence does not cause the resulting eye pattern to change from one that complies with the RapidIO transmit mask to one that does not comply with the mask. The data carried by any given data signal in the interface may not be correlated with the data carried by any other data signal in the interface. The zero-crossings of the clock associated with a data signal shall be used as the timing reference for aligning the multiple recordings of the data signal when the recordings are overlaid.

While the method used to make the recordings and overlay them to form the eye pattern is not specified, the method used shall be demonstrably equivalent to the following method. The signal under test is repeatedly recorded with a digital oscilloscope in infinite persistence mode. Each recording is triggered by a zero-crossing of the clock associated with the data signal under test. Roughly half of the recordings are triggered by positive-going clock zero-crossings and roughly half are triggered by negative-going clock zero-crossings. Each recording is at least 1.9 UI in length (to ensure that at least one complete eye is formed) and begins 0.5 UI before the trigger point (0.5 UI before the associated clock zero-crossing). Depending on the length of the individual recordings used to generate the eye pattern, one or more complete eyes will be formed. Regardless of the number of eyes, the eye whose center is immediately to the right of the trigger point is the eye used for compliance testing.

An example of an eye pattern generated using the above method with recordings 3 UI in length is shown in Figure 39. In this example, there is no skew between the signal under test and the associated clock used to trigger the recordings. If skew was present, the eye pattern would be shifted to the left or right relative to the oscilloscope trigger point.



Figure 39. Example Driver Output Eye Pattern

- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is defined by the spherical crowns of the solder balls.
- 5. Capacitors may not be present on all devices.
- 6. Caution must be taken not to short capacitors or exposed metal capacitor pads on package top.
- 7. The socket lid must always be oriented to A1.

14.3 Pinout Listings

Table 53 provides the pin-out listing for the MPC8540, 783 FC-PBGA package.

Table 53. MPC8540 Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	PCI/PCI-X			
PCI_AD[63:0]	AA14, AB14, AC14, AD14, AE14, AF14, AG14, AH14, V15, W15, Y15, AA15, AB15, AC15, AD15, AG15, AH15, V16, W16, AB16, AC16, AD16, AE16, AF16, V17, W17, Y17, AA17, AB17, AE17, AF17, AF18, AH6, AD7, AE7, AH7, AB8, AC8, AF8, AG8, AD9, AE9, AF9, AG9, AH9, W10, Y10, AA10, AE11, AF11, AG11, AH11, V12, W12, Y12, AB12, AD12, AE12, AG12, AH12, V13, Y13, AB13, AC13	I/O	OV _{DD}	17
PCI_C_BE[7:0]	AG13, AH13, V14, W14, AH8, AB10, AD11, AC12	I/O	OV _{DD}	17
PCI_PAR	AA11	I/O	OV_{DD}	
PCI_PAR64	Y14	I/O	OV _{DD}	
PCI_FRAME	AC10	I/O	OV _{DD}	2
PCI_TRDY	AG10	I/O	OV_{DD}	2
PCI_IRDY	AD10	I/O	OV _{DD}	2
PCI_STOP	V11	I/O	OV_{DD}	2
PCI_DEVSEL	AH10	I/O	OV_{DD}	2
PCI_IDSEL	AA9	I	OV_{DD}	
PCI_REQ64	AE13	I/O	OV_{DD}	5, 10
PCI_ACK64	AD13	I/O	OV_{DD}	2
PCI_PERR	W11	I/O	OV_DD	2
PCI_SERR	Y11	I/O	OV _{DD}	2, 4
PCI_REQ0	AF5	I/O	OV _{DD}	
PCI_REQ[1:4]	AF3, AE4, AG4, AE5		OV _{DD}	
PCI_GNT[0]	AE6	I/O	OV _{DD}	
PCI_GNT[1:4]	AG5, AH5, AF6, AG6	0	OV _{DD}	5, 9

Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power Supply	Notes	
IRQ_OUT	AB21	0	OV _{DD}	2, 4	
	Ethernet Management Interface				
EC_MDC	F1	0	OV _{DD}	5, 9	
EC_MDIO	E1	I/O	OV _{DD}		
Gigabit Reference Clock					
EC_GTX_CLK125	E2	I	LV _{DD}		
	Three-Speed Ethernet Controller (Gigabit Ether	met 1)			
TSEC1_TXD[7:4]	A6, F7, D7, C7	0	LV _{DD}	5, 9	
TSEC1_TXD[3:0]	B7, A7, G8, E8	0	LV _{DD}	9, 19	
TSEC1_TX_EN	C8	0	LV _{DD}	11	
TSEC1_TX_ER	B8	0	LV _{DD}		
TSEC1_TX_CLK	C6	I	LV _{DD}		
TSEC1_GTX_CLK	B6	0	LV _{DD}	18	
TSEC1_CRS	C3	I	LV _{DD}		
TSEC1_COL	G7	I	LV _{DD}		
TSEC1_RXD[7:0]	D4, B4, D3, D5, B5, A5, F6, E6	I	LV _{DD}		
TSEC1_RX_DV	D2	I	LV _{DD}		
TSEC1_RX_ER	E5	I	LV _{DD}		
TSEC1_RX_CLK	D6	I	LV _{DD}		
Three-Speed Ethernet Controller (Gigabit Ethernet 2)					
TSEC2_TXD[7:2]	B10, A10, J10, K11,J11, H11	0	LV _{DD}	5, 9	
TSEC2_TXD[1:0]	G11, E11	0	LV _{DD}		
TSEC2_TX_EN	B11	0	LV _{DD}	11	
TSEC2_TX_ER	D11	0	LV _{DD}		
TSEC2_TX_CLK	D10	I	LV _{DD}		
TSEC2_GTX_CLK	C10	0	LV _{DD}	18	
TSEC2_CRS	D9	I	LV _{DD}		
TSEC2_COL	F8	I	LV _{DD}		
TSEC2_RXD[7:0]	F9, E9, C9, B9, A9, H9, G10, F10	I	LV _{DD}		
TSEC2_RX_DV	H8	I	LV _{DD}		
TSEC2_RX_ER	A8	I	LV _{DD}		





Figure 49. Thermalloy #2328B Heat Sink-to-Ambient Thermal Resistance Versus Airflow Velocity

16.2.4.2 Case 2

Every system application has different conditions that the thermal management solution must solve. As an alternate example, assume that the air reaching the component is 85 C with an approach velocity of 1 m/sec. For a maximum junction temperature of 105 C at 7 W, the total thermal resistance of junction to case thermal resistance plus thermal interface material plus heat sink thermal resistance must be less than 2.8 C/W. The value of the junction to case thermal resistance in Table 59 includes the thermal interface resistance of a thin layer of thermal grease as documented in footnote 4 of the table. Assuming that the heat sink is flat enough to allow a thin layer of grease or phase change material, then the heat sink must be less than 2 C/W.

Millennium Electronics (MEI) has tooled a heat sink MTHERM-1051 for this requirement assuming a compactPCI environment at 1 m/sec and a heat sink height of 12 mm. The MEI solution is illustrated in Figure 50 and Figure 51. This design has several significant advantages:

- The heat sink is clipped to a plastic frame attached to the application board with screws or plastic inserts at the corners away from the primary signal routing areas.
- The heat sink clip is designed to apply the force holding the heat sink in place directly above the die at a maximum force of less than 10 lbs.
- For applications with significant vibration requirements, silicone damping material can be applied between the heat sink and plastic frame.

Thermal

The spring mounting should be designed to apply the force only directly above the die. By localizing the force, rocking of the heat sink is minimized. One suggested mounting method attaches a plastic fence to the board to provide the structure on which the heat sink spring clips. The plastic fence also provides the opportunity to minimize the holes in the printed-circuit board and to locate them at the corners of the package. Figure 50 and Figure 51 provide exploded views of the plastic fence, heat sink, and spring clip.



Figure 50. Exploded Views (1) of a Heat Sink Attachment using a Plastic Force

17.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the MPC8540 can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8540 system, and the MPC8540 itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} pins of the MPC8540. These decoupling capacitors should receive their power from separate V_{DD} , OV_{DD} , GV_{DD} , LV_{DD} , and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1 μ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the V_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330 μ F (AVX TPS tantalum or Sanyo OSCON).

17.4 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to OV_{DD} , GV_{DD} , or LV_{DD} as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external V_{DD} , GV_{DD} , LV_{DD} , OV_{DD} , and GND pins of the MPC8540.

17.5 Output Buffer DC Impedance

The MPC8540 drivers are characterized over process, voltage, and temperature. There are two driver types: a push-pull single-ended driver (open drain for I²C) for all buses except RapidIO, and a current-steering differential driver for the RapidIO port.

To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to OV_{DD} or GND. Then, the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see Figure 53). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R_P is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_P then becomes the resistance of the pull-up devices. R_P and R_N are designed to be close to each other in value. Then, $Z_0 = (R_P + R_N)/2$.



Figure 54. COP Connector Physical Pinout

17.8.1 Termination of Unused Signals

If the JTAG interface and COP header will not be used, Freescale recommends the following connections:

- TRST should be tied to HRESET through a 0 k Ω isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 55. If this is not possible, the isolation resistor will allow future access to TRST in case a JTAG interface may need to be wired onto the system in future debug situations.
- Tie TCK to OV_{DD} through a 10 k Ω resistor. This will prevent TCK from changing state and reading incorrect data into the device.
- No connection is required for TDI, TMS, or TDO.

System Design Information



Notes:

- 1. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 10 Ω resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- This switch is included as a precaution for BSDL testing. The switch should be open during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed or removed.
- 6. Asserting SRESET causes a machine check interrupt to the e500 core.

Figure 55. JTAG Interface Connection

19 Device Nomenclature

Ordering information for the parts fully covered by this specification document is provided in Section 19.1, "Nomenclature of Parts Fully Addressed by this Document."

19.1 Nomenclature of Parts Fully Addressed by this Document

Table 62 provides the Freescale part numbering nomenclature for the MPC8540. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code which refers to the die mask revision number.

MPC	nnnn	t	рр	ff(f)	С	r
Product Code	Part Identifier	Temperature Range ¹	Package ²	Processor Frequency ^{3, 4}	Platform Frequency	Revision Level
MPC	8540	Blank = 0 to 105°C C = -40 to 105°C	PX = FC-PBGA VT = FC-PBGA (Pb-free)	833 = 833 MHz 667 = 667 MHz	L = 333 MHz J = 266 MHz	B = Rev. 2.0 (SVR = 0x80300020) C = Rev. 2.1 (SVR = 0x80300021)
MPC	8540	Blank = 0 to 105°C C = -40 to 105°C	PX = FC-PBGA VT = FC-PBGA (Pb-free)	AQ = 1.0 GHz	F = 333 MHz	B = Rev. 2.0 (SVR = 0x80300020) C = Rev. 2.1 (SVR = 0x80300021)

Table 62. Part Numbering Nomenclature

Notes:

1.For Temperature Range=C, Processor Frequency is limited to 667 MHz.

2.See Section 14, "Package and Pin Listings," for more information on available package types.

- 3.Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. The core must be clocked at a minimum frequency of 400MHz. A device must not be used beyond the core frequency or platform frequency indicated on the device.
- 4.Designers should use the maximum power value corresponding to the core and platform frequency grades indicated on the device. A lower maximum power value should not be assumed for design purposes even when running at a lower frequency.

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product is a PowerPC microprocessor. The PowerPC name is a trademark of IBM Corp. and is used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2004-2007. All rights reserved.

Document Number: MPC8540EC Rev. 4.1 07/2007



