E·XFL

NXP USA Inc. - MPC8540PX667LB Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	667MHz
Co-Processors/DSP	-
RAM Controllers	DDR, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (1), 10/100/1000Mbps (2)
SATA	-
USB	-
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	783-BFBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8540px667lb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Overview

The following section provides a high-level overview of the MPC8540 features. Figure 1 shows the major functional units within the MPC8540.



Figure 1. MPC8540 Block Diagram

1.1 Key Features

The following lists an overview of the MPC8540 feature set.

- High-performance, 32-bit Book E-enhanced core that implements the Power Architecture
 - 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache with parity protection. Caches can be locked entirely or on a per-line basis. Separate locking for instructions and data
 - Memory management unit (MMU) especially designed for embedded applications
 - Enhanced hardware and software debug support
 - Performance monitor facility (similar to but different from the MPC8540 performance monitor described in Chapter 18, "Performance Monitor."

Overview

- Read-modify-write support for RapidIO atomic increment, decrement, set, and clear transactions
- Sleep mode support for self refresh SDRAM
- Supports auto refreshing
- On-the-fly power management using CKE signal
- Registered DIMM support
- Fast memory access via JTAG port
- 2.5-V SSTL2 compatible I/O
- RapidIO interface unit
 - 8-bit RapidIO I/O and messaging protocols
 - Source-synchronous double data rate (DDR) interfaces
 - Supports small type systems (small domain, 8-bit device ID)
 - Supports four priority levels (ordering within a level)
 - Reordering across priority levels
 - Maximum data payload of 256 bytes per packet
 - Packet pacing support at the physical layer
 - CRC protection for packets
 - Supports atomic operations increment, decrement, set, and clear
 - LVDS signaling
- RapidIO-compliant message unit
 - One inbound data message structure (inbox)
 - One outbound data message structure (outbox)
 - Supports chaining and direct modes in the outbox
 - Support of up to 16 packets per message
 - Support of up to 256 bytes per packet and up to 4 Kbytes of data per message
 - Supports one inbound doorbell message structure
- Programmable interrupt controller (PIC)
 - Programming model is compliant with the OpenPIC architecture
 - Supports 16 programmable interrupt and processor task priority levels
 - Supports 12 discrete external interrupts
 - Supports 4 message interrupts with 32-bit messages
 - Supports connection of an external interrupt controller such as the 8259 programmable interrupt controller
 - Four global high resolution timers/counters that can generate interrupts
 - Supports 22 other internal interrupt sources
 - Supports fully nested interrupt delivery
 - Interrupts can be routed to external pin for external processing

Overview

- Buffer descriptors are backward compatible with MPC8260 and MPC860T 10/100 programming models
- 9.6-Kbyte jumbo frame support
- RMON statistics support
- 2-Kbyte internal transmit and receive FIFOs
- MII management interface for control and status
- Programmable CRC generation and checking
- Ability to force allocation of header information and buffer descriptors into L2 cache.
- OCeaN switch fabric
 - Four-port crossbar packet switch
 - Reorders packets from a source based on priorities
 - Reorders packets to bypass blocked packets
 - Implements starvation avoidance algorithms
 - Supports packets with payloads of up to 256 bytes
- Integrated DMA controller
 - Four-channel controller
 - All channels accessible by both the local and remote masters
 - Extended DMA functions (advanced chaining and striding capability)
 - Support for scatter and gather transfers
 - Misaligned transfer capability
 - Interrupt on completed segment, link, list, and error
 - Supports transfers to or from any local memory or I/O port
 - Selectable hardware-enforced coherency (snoop/no-snoop)
 - Ability to start and flow control each DMA channel from external 3-pin interface
 - Ability to launch DMA from single write transaction
- PCI/PCI-X controller
 - PCI 2.2 and PCI-X 1.0 compatible
 - 64- or 32-bit PCI port supports at 16 to 66 MHz
 - 64-bit PCI-X support up to 133 MHz
 - Host and agent mode support
 - 64-bit dual address cycle (DAC) support
 - PCI-X supports multiple split transactions
 - Supports PCI-to-memory and memory-to-PCI streaming
 - Memory prefetching of PCI read accesses
 - Supports posting of processor-to-PCI and PCI-to-memory writes
 - PCI 3.3-V compatible
 - Selectable hardware-enforced coherency

3 Power Characteristics

The estimated power dissipation on the V_{DD} supply for the MPC8540 is shown in Table 4.

CCB Frequency (MHz)	Core Frequency (MHz)	Typical Power ^{3,4}	Maximum Power ⁵	Unit
200	400	4.6	7.2	W
	500	4.9	7.5	
	600	5.3	7.9	
267	533	5.5	8.2	W
	667	5.9	8.7	
	800	6.4	10.2	
333	667	6.3	9.3	W
	833	6.9	10.9	
	1000 ⁶	11.3	15.9	

Table 4. MPC8540 V_{DD} Power Dissipation ^{1,2}

Notes:

- 1. The values do not include I/O supply power (OV_{DD} , LV_{DD} , GV_{DD}) or AV_{DD} .
- 2. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, air flow, power dissipation of other components on the board, and board thermal resistance. Any customer design must take these considerations into account to ensure the maximum 105 °C junction temperature is not exceeded on this device.
- 3. Typical Power is based on a nominal voltage of V_{DD} = 1.2 V, a nominal process, a junction temperature of T_i = 105 °C, and a Dhrystone 2.1 benchmark application.
- 4. Thermal solutions will likely need to design to a number higher than Typical Power based on the end application, T_A target, and I/O power.
- 5. Maximum power is based on a nominal voltage of V_{DD} = 1.2 V, worst case process, a junction temperature of T_i = 105 °C, and an artificial smoke test.
- 6. The nominal recommended V_{DD} is 1.3 V for this speed grade.

The estimated power dissipation on the AV_{DD} supplies for the MPC8540 PLLs is shown in Table 5.

AV _{DD} n	Typical ¹	Unit
AV _{DD} 1	0.007	W
AV _{DD} 2	0.014	W

Table 5. MPC8540 AV_{DD} Power Dissipation

Notes:

1. V_{DD} = 1.2 V (1.3 V for 1.0 GHz device), T_J = 105°C

DDR SDRAM

Figure 6 shows the DDR SDRAM output timing diagram.



Figure 6. DDR SDRAM Output Timing Diagram

6.2.2.2 Load Effects on Address/Command Bus

Table 18 provides approximate delay information that can be expected for the address and command signals of the DDR controller for various loadings. These numbers are the result of simulations for one topology. The delay numbers will strongly depend on the topology used. These delay numbers show the total delay for the address and command to arrive at the DRAM devices. The actual delay could be different than the delays seen in simulation, depending on the system topology. If a heavily loaded system is used, the DLL loop may need to be adjusted to meet setup requirements at the DRAM.

Load	Delay	Unit
4 devices (12 pF)	3.0	ns
9 devices (27 pF)	3.6	ns
36 devices (108 pF) + 40 pF compensation capacitor	5.0	ns
36 devices (108 pF) + 80 pF compensation capacitor	5.2	ns

Table 10. Expected Delays for Address/Command



Figure 14 shows the RGMII and RTBI AC timing and multiplexing diagrams.

Figure 14. RGMII and RTBI AC Timing and Multiplexing Diagrams

8.3 10/100 Ethernet Controller (10/100 Mbps)—MII Electrical Characteristics

The electrical characteristics specified here apply to the MII (media independent interface) signals except MDIO (management data input/output) and MDC (management data clock). The MII interface can be operated at 3.3 or 2.5 V. Whether the MII interface is operated at 3.3 or 2.5 V, the timing is compliant with the IEEE 802.3 standard. The electrical characteristics for MDIO and MDC are specified in Section 2.1.3, "Recommended Operating Conditions."

8.3.1 MII DC Electrical Characteristics

All MII drivers and receivers comply with the DC parametric attributes specified in Table 30. The potential applied to the input of a MII receiver may exceed the potential of the receiver's power supply (that is, a MII driver powered from a 3.6-V supply driving V_{OH} into a MII receiver powered from a 2.5-V supply). Tolerance for dissimilar MII driver and receiver supply potentials is implicit in these specifications.

Figure 15 shows the MII transmit AC timing diagram.



Figure 15. MII Transmit AC Timing Diagram

8.3.2.2 MII Receive AC Timing Specifications

Table 32 provides the MII receive AC timing specifications.

Table 32. MII Receiv	e AC Timing	Specifications
----------------------	-------------	----------------

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit
RX_CLK clock period 10 Mbps	t _{MRX}	_	400	—	ns
RX_CLK clock period 100 Mbps	t _{MRX}	_	40	—	ns
RX_CLK duty cycle	t _{MRXH} /t _{MRX}	35	—	65	%
RXD[7:0], TX_DV, TX_ER setup time to RX_CLK	t _{MRDVKH}	10.0	—	—	ns
RXD[7:0], TX_DV, TX_ER hold time to RX_CLK	t _{MRDXKH}	10.0	—	—	ns
RX_CLK clock rise and fall time	$t_{MRXR}, t_{MRXF}^{2,3}$	1.0	—	4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)}

(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{MRDVKH} symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MRX} clock reference (K) going to the high (H) state or setup time. Also, t_{MRDXKH} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the high (H) state or setup time. Also, t_{MRDXKH} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the high (H) state or hold time. Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t_{MRX} represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3. Guaranteed by design.



Figure 22. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)

Local Bus



Figure 23. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 or 8 (DLL Enabled)

PCI/PCI-X

Figure 31 shows the AC timing diagram for the I^2C bus.



Figure 31. I²C Bus AC Timing Diagram

12 PCI/PCI-X

This section describes the DC and AC electrical specifications for the PCI/PCI-X bus of the MPC8540.

12.1 PCI/PCI-X DC Electrical Characteristics

Table 41 provides the DC electrical characteristics for the PCI/PCI-X interface of the MPC8540.

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V _{IH}	2	OV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current $(V_{IN}^2 = 0 V \text{ or } V_{IN} = V_{DD})$	I _{IN}	_	±5	μΑ
High-level output voltage (OV _{DD} = min, I _{OH} = −100 μA)	V _{OH}	OV _{DD} - 0.2	—	V
Low-level output voltage $(OV_{DD} = min, I_{OL} = 100 \mu A)$	V _{OL}	_	0.2	V

Table 41. PCI/PCI-X DC Electrical Characteristics ¹

Notes:

1.Ranges listed do not meet the full range of the DC specifications of the *PCI 2.2 Local Bus Specifications*. 2.Note that the symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 1 and Table 2.

12.2 PCI/PCI-X AC Electrical Specifications

This section describes the general AC timing parameters of the PCI/PCI-X bus of the MPC8540. Note that the SYSCLK signal is used as the PCI input clock. Table 42 provides the PCI AC timing specifications at 66 MHz.

Parameter	Symbol ¹	Min	Max	Unit	Notes
SYSCLK to output valid	^t PCKHOV	_	6.0	ns	2
Output hold from SYSCLK	t _{PCKHOX}	2.0		ns	2, 9
SYSCLK to output high impedance	t _{PCKHOZ}	_	14	ns	2, 3, 10
Input setup to SYSCLK	t _{PCIVKH}	3.0		ns	2, 4, 9
Input hold from SYSCLK	t _{PCIXKH}	0		ns	2, 4, 9
REQ64 to HRESET ⁹ setup time	t _{PCRVRH}	$10 imes t_{SYS}$	_	clocks	5, 6, 10
HRESET to REQ64 hold time	t _{PCRHRX}	0	50	ns	6, 10
HRESET high to first FRAME assertion	t _{PCRHFV}	10	_	clocks	7, 10

Table 42. PCI AC Timing Specifications at 66 MHz

Notes:

1.Note that the symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional}

block)(signal)(state) (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{PCIVKH} symbolizes PCI/PCI-X timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the SYSCLK clock, t_{SYS} , reference (K) going to the high (H) state or setup time. Also, t_{PCRHFV} symbolizes PCI/PCI-X timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.

2.See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.

3.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

- 4.Input timings are measured at the pin.
- 5. The timing parameter t_{SYS} indicates the minimum and maximum CLK cycle times for the various specified frequencies. The system clock period must be kept within the minimum and maximum defined ranges. For values see Section 15, "Clocking."

6.The setup and hold time is with respect to the rising edge of HRESET.

7. The timing parameter t_{PCRHFV} is a minimum of 10 clocks rather than the minimum of 5 clocks in the PCI 2.2 Local Bus Specifications.

8. The reset assertion timing requirement for $\overline{\text{HRESET}}$ is 100 µs.

9. Guaranteed by characterization.

10.Guaranteed by design.

PCI/PCI-X

Figure 18 provides the AC test load for PCI and PCI-X.



Figure 32. FCI/FCI-A AC Test Loa

Figure 33 shows the PCI/PCI-X input AC timing conditions.



Figure 33. PCI-PCI-X Input AC Timing Measurement Conditions

Figure 34 shows the PCI/PCI-X output AC timing conditions.



Figure 34. PCI-PCI-X Output AC Timing Measurement Condition

Table 43 provides the PCI-X AC timing specifications at 66 MHz.

Table 43. PCI-X AC Timing Sp	pecifications at 66 MHz
------------------------------	-------------------------

Parameter	Symbol	Min	Мах	Unit	Notes
SYSCLK to signal valid delay	^t PCKHOV	_	3.8	ns	1, 2, 3, 7, 8
Output hold from SYSCLK	t _{PCKHOX}	0.7	—	ns	1, 10
SYSCLK to output high impedance	t _{PCKHOZ}	_	7	ns	1, 4, 8, 11
Input setup time to SYSCLK	t _{PCIVKH}	1.7	—	ns	3, 5
Input hold time from SYSCLK	t _{PCIXKH}	0.5	—	ns	10
REQ64 to HRESET setup time	t _{PCRVRH}	10	—	clocks	11
HRESET to REQ64 hold time	t _{PCRHRX}	0	50	ns	11
HRESET high to first FRAME assertion	t _{PCRHFV}	10		clocks	9, 11

Table 45. RapidIO 8/16 LP-LVDS Driver DC Electrical Characteristics (continued)

At recommended operating conditions with OV_{DD} of 3.3 V ± 5%.

Characteristic	Symbol	Min	Мах	Unit	Notes
Common mode offset voltage	ΔV_{OSCM}	_	50	mV	1, 6
Differential termination	R _{TERM}	90	220	W	
Short circuit current (either output)	I _{SS}	_	24	mA	7
Bridged short circuit current	I _{SB}	_	12	mA	8

Notes:

1.Bridged 100- Ω load.

2.See Figure 35(a).

3.Differential offset voltage = $|V_{OHD}+V_{OLD}|$. See Figure 35(b).

 $4.V_{OHCM} = (V_{OA} + V_{OB})/2$ when measuring V_{OHD} .

 $5.V_{OLCM} = (V_{OA} + V_{OB})/2$ when measuring V_{OLD} .

6.Common mode offset $\Delta V_{OSCM} = |V_{OHCM} - V_{OLCM}|$. See Figure 35(c).

7.Outputs shorted to V_{DD} or GND.

8. Outputs shorted together.

Table 46. RapidIO 8/16 LP-LVDS Receiver DC Electrical Characteristics

Characteristic	Symbol	Min	Мах	Unit	Notes
Voltage at either input	VI	0	2.4	V	
Differential input high voltage	V _{IHD}	100	600	mV	1
Differential input low voltage	V _{ILD}	-600	-100	mV	1
Common mode input range (referenced to receiver ground)	V _{ICM}	0.050	2.350	V	2
Input differential resistance	R _{IN}	90	110	W	

Notes:

1. Over the common mode range.

2.Limited by V_I. See Figure 42.

RapidIO

13.3.2 RapidIO Receiver AC Timing Specifications

The RapidIO receiver AC timing specifications are provided in Table 50. A receiver shall comply with the specifications for each data rate/frequency for which operation of the receiver is specified. Unless otherwise specified, these specifications are subject to the following conditions.

- The specifications apply over the supply voltage and ambient temperature ranges specified by the device vendor.
- The specifications apply for any combination of data patterns on the data signals.
- The specifications apply over the receiver common mode and differential input voltage ranges.
- Clock specifications apply only to clock signals.
- Data specifications apply only to data signals (FRAME, D[0:7])

Table 50. RapidIO Receiver AC Timing Specifications—500 Mbps Data Rate

Characteristic	Symbol	Range		Unit	Notos
Unaracteristic		Min	Max	Onic	
Duty cycle of the clock input	DC	47	53	%	1, 5
Data valid	DV	1080		ps	2
Allowable static skew between any two data inputs within a 8-/9-bit group	t _{DPAIR}	_	380	ps	3
Allowable static skew of data inputs to associated clock	t _{SKEW,PAIR}	-300	300	ps	4

Notes:

1.Measured at $V_{ID} = 0$ V.

2.Measured using the RapidIO receive mask shown in Figure 40.

3.See Figure 43.

4.See Figure 42 and Figure 43.

5.Guaranteed by design.

Table 51. RapidIO Receiver AC Timing Specifications—750 Mbps Data Rate

Characteristic	Symbol	Range		Unit	Notos
		Min	Max	Unit	Notes
Duty cycle of the clock input	DC	47	53	%	1, 5
Data valid	DV	600	_	ps	2
Allowable static skew between any two data inputs within a 8-/9-bit group	t _{DPAIR}	—	400	ps	3
Allowable static skew of data inputs to associated clock	t _{SKEW,PAIR}	-267	267	ps	4

Notes:

1.Measured at $V_{ID} = 0$ V.

2.Measured using the RapidIO receive mask shown in Figure 40.

3.See Figure 43.

4.See Figure 42 and Figure 43.

5.Guaranteed by design.

Characteristic	Symbol	Range		Unit	Notos
		Min	Max	Onic	10103
Duty cycle of the clock input	DC	47	53	%	1, 5
Data valid	DV	425	_	ps	2
Allowable static skew between any two data inputs within a 8-/9-bit group	t _{DPAIR}	_	300	ps	3
Allowable static skew of data inputs to associated clock	t _{SKEW,PAIR}	-200	200	ps	4

 Table 52. RapidIO Receiver AC Timing Specifications—1 Gbps Data Rate

Notes:

1.Measured at $V_{ID} = 0$ V.

2.Measured using the RapidIO receive mask shown in Figure 40.

3.See Figure 43.

4.See Figure 42 and Figure 43.

5.Guaranteed by design.

The compliance of receiver input signals RD[0:15] and RFRAME with their minimum data valid window (DV) specification shall be determined by generating an eye pattern for each of the data signals and comparing the eye pattern of each data signal with the RapidIO receive mask shown in Figure 40. The value of X2 used to construct the mask shall be $(1 - DV_{min})/2$. The ±100 mV minimum data valid and ±600 mV maximum input voltage values are from the DC specification. A signal is compliant with the data valid window specification if and only if the receive mask can be positioned on the signal's eye pattern such that the eye pattern falls entirely within the unshaded portion of the mask.



Figure 40. RapidIO Receive Mask

The eye pattern for a data signal is generated by making a large number of recordings of the signal and then overlaying the recordings. The number of recordings used to generate the eye shall be large enough that further increasing the number of recordings used does not cause the resulting eye pattern to change from one that complies with the RapidIO receive mask to one that does not. Each data signal in the interface shall be carrying random or pseudo-random data when the recordings are made. If pseudo-random data is used, the length of the pseudo-random sequence (repeat length) shall be long

- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is defined by the spherical crowns of the solder balls.
- 5. Capacitors may not be present on all devices.
- 6. Caution must be taken not to short capacitors or exposed metal capacitor pads on package top.
- 7. The socket lid must always be oriented to A1.

14.3 Pinout Listings

Table 53 provides the pin-out listing for the MPC8540, 783 FC-PBGA package.

Table 53. MPC8540 Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes		
	PCI/PCI-X					
PCI_AD[63:0]	AA14, AB14, AC14, AD14, AE14, AF14, AG14, AH14, V15, W15, Y15, AA15, AB15, AC15, AD15, AG15, AH15, V16, W16, AB16, AC16, AD16, AE16, AF16, V17, W17, Y17, AA17, AB17, AE17, AF17, AF18, AH6, AD7, AE7, AH7, AB8, AC8, AF8, AG8, AD9, AE9, AF9, AG9, AH9, W10, Y10, AA10, AE11, AF11, AG11, AH11, V12, W12, Y12, AB12, AD12, AE12, AG12, AH12, V13, Y13, AB13, AC13	I/O	OV _{DD}	17		
PCI_C_BE[7:0]	AG13, AH13, V14, W14, AH8, AB10, AD11, AC12	I/O	OV _{DD}	17		
PCI_PAR	AA11	I/O	OV_{DD}			
PCI_PAR64	Y14	I/O	OV _{DD}			
PCI_FRAME	AC10	I/O	OV _{DD}	2		
PCI_TRDY	AG10	I/O	OV_DD	2		
PCI_IRDY	AD10	I/O	OV _{DD}	2		
PCI_STOP	V11	I/O	OV_{DD}	2		
PCI_DEVSEL	AH10	I/O	OV_DD	2		
PCI_IDSEL	AA9	I	OV_DD			
PCI_REQ64	AE13	I/O	OV_DD	5, 10		
PCI_ACK64	AD13	I/O	OV_{DD}	2		
PCI_PERR	W11	I/O	OV_DD	2		
PCI_SERR	Y11	I/O	OV _{DD}	2, 4		
PCI_REQ0	AF5	I/O	OV _{DD}			
PCI_REQ[1:4]	AF3, AE4, AG4, AE5	I	OV _{DD}			
PCI_GNT[0]	AE6	I/O	OV _{DD}			
PCI_GNT[1:4]	AG5, AH5, AF6, AG6	0	OV _{DD}	5, 9		

Package and Pin Listings

Table 53. MPC8540	Pinout L	.isting (continued)
-------------------	----------	-----------	------------

Signal	Package Pin Number	Pin Type	Power Supply	Notes		
	System Control					
HRESET	AH16	I	OV_{DD}			
HRESET_REQ	AG20	0	OV_{DD}			
SRESET	AF20	I	OV _{DD}			
CKSTP_IN	M11	I	OV _{DD}			
CKSTP_OUT	G1	0	OV _{DD}	2, 4		
	Debug					
TRIG_IN	N12	I	OV _{DD}			
TRIG_OUT/READY	G2	0	OV _{DD}	6, 9, 19		
MSRCID[0:1]	J9, G3	0	OV _{DD}	5, 6, 9		
MSRCID[2:4]	F3, F5, F2	0	OV _{DD}	6		
MDVAL	F4	0	OV _{DD}	6		
	Clock					
SYSCLK	AH21	I	OV _{DD}			
RTC	AB23	I	OV _{DD}			
CLK_OUT	AF22	0	OV _{DD}	11		
	JTAG					
тск	AF21	I	OV _{DD}			
TDI	AG21	I	OV _{DD}	12		
TDO	AF19	0	OV _{DD}	11		
TMS	AF23	I	OV _{DD}	12		
TRST	AG23	I	OV _{DD}	12		
DFT						
LSSD_MODE	AG19	I	OV _{DD}	21		
L1_TSTCLK	AB22	I	OV _{DD}	21		
L2_TSTCLK	AG22	I	OV _{DD}	21		
TEST_SEL	AH20	I	OV _{DD}	3		
Thermal Management						
THERM0	AG2	l	_	14		
THERM1	АНЗ	I	-	14		





Figure 49. Thermalloy #2328B Heat Sink-to-Ambient Thermal Resistance Versus Airflow Velocity

16.2.4.2 Case 2

Every system application has different conditions that the thermal management solution must solve. As an alternate example, assume that the air reaching the component is 85 C with an approach velocity of 1 m/sec. For a maximum junction temperature of 105 C at 7 W, the total thermal resistance of junction to case thermal resistance plus thermal interface material plus heat sink thermal resistance must be less than 2.8 C/W. The value of the junction to case thermal resistance in Table 59 includes the thermal interface resistance of a thin layer of thermal grease as documented in footnote 4 of the table. Assuming that the heat sink is flat enough to allow a thin layer of grease or phase change material, then the heat sink must be less than 2 C/W.

Millennium Electronics (MEI) has tooled a heat sink MTHERM-1051 for this requirement assuming a compactPCI environment at 1 m/sec and a heat sink height of 12 mm. The MEI solution is illustrated in Figure 50 and Figure 51. This design has several significant advantages:

- The heat sink is clipped to a plastic frame attached to the application board with screws or plastic inserts at the corners away from the primary signal routing areas.
- The heat sink clip is designed to apply the force holding the heat sink in place directly above the die at a maximum force of less than 10 lbs.
- For applications with significant vibration requirements, silicone damping material can be applied between the heat sink and plastic frame.

17.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the MPC8540 can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8540 system, and the MPC8540 itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} pins of the MPC8540. These decoupling capacitors should receive their power from separate V_{DD} , OV_{DD} , GV_{DD} , LV_{DD} , and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1 μ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the V_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330 μ F (AVX TPS tantalum or Sanyo OSCON).

17.4 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to OV_{DD} , GV_{DD} , or LV_{DD} as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external V_{DD} , GV_{DD} , LV_{DD} , OV_{DD} , and GND pins of the MPC8540.

17.5 Output Buffer DC Impedance

The MPC8540 drivers are characterized over process, voltage, and temperature. There are two driver types: a push-pull single-ended driver (open drain for I²C) for all buses except RapidIO, and a current-steering differential driver for the RapidIO port.

To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to OV_{DD} or GND. Then, the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see Figure 53). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R_P is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_P then becomes the resistance of the pull-up devices. R_P and R_N are designed to be close to each other in value. Then, $Z_0 = (R_P + R_N)/2$.

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product is a PowerPC microprocessor. The PowerPC name is a trademark of IBM Corp. and is used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2004-2007. All rights reserved.

Document Number: MPC8540EC Rev. 4.1 07/2007



