
E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Obsolete |
|---------------------------------|---|
| Core Processor | PowerPC e500 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 833MHz |
| Co-Processors/DSP | - |
| RAM Controllers | DDR, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100Mbps (1), 10/100/1000Mbps (2) |
| SATA | - |
| USB | - |
| Voltage - I/O | 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 783-BFBGA, FCBGA |
| Supplier Device Package | 783-FCPBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8540px833lc |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3 Power Characteristics

The estimated power dissipation on the V_{DD} supply for the MPC8540 is shown in Table 4.

| CCB Frequency (MHz) | Core Frequency (MHz) | Typical Power ^{3,4} | Maximum Power ⁵ | Unit |
|------------------------|-------------------------|------------------------------|-------------------------------|------|
| 200 | 400 | 4.6 | 7.2 | W |
| | 500 | 4.9 | 7.5 | |
| | 600 | 5.3 | 7.9 | |
| 267 | 533 | 5.5 | 8.2 | W |
| | 667 | 5.9 | 8.7 | |
| | 800 | 6.4 | 10.2 | |
| 333 | 667 | 6.3 | 9.3 | W |
| | 833 | 6.9 | 10.9 | |
| | 1000 ⁶ | 11.3 | 15.9 | |

Table 4. MPC8540 V_{DD} Power Dissipation ^{1,2}

Notes:

- 1. The values do not include I/O supply power (OV_{DD} , LV_{DD} , GV_{DD}) or AV_{DD} .
- 2. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, air flow, power dissipation of other components on the board, and board thermal resistance. Any customer design must take these considerations into account to ensure the maximum 105 °C junction temperature is not exceeded on this device.
- 3. Typical Power is based on a nominal voltage of V_{DD} = 1.2 V, a nominal process, a junction temperature of T_i = 105 °C, and a Dhrystone 2.1 benchmark application.
- 4. Thermal solutions will likely need to design to a number higher than Typical Power based on the end application, T_A target, and I/O power.
- 5. Maximum power is based on a nominal voltage of V_{DD} = 1.2 V, worst case process, a junction temperature of T_i = 105 °C, and an artificial smoke test.
- 6. The nominal recommended V_{DD} is 1.3 V for this speed grade.

The estimated power dissipation on the AV_{DD} supplies for the MPC8540 PLLs is shown in Table 5.

| AV _{DD} n | Typical ¹ | Unit |
|--------------------|----------------------|------|
| AV _{DD} 1 | 0.007 | W |
| AV _{DD} 2 | 0.014 | W |

Table 5. MPC8540 AV_{DD} Power Dissipation

Notes:

1. V_{DD} = 1.2 V (1.3 V for 1.0 GHz device), T_J = 105°C

Table 11. RESET Initialization Timing Specifications (continued)

| Parameter/Condition | Min | Мах | Unit | Notes |
|---|-----|-----|---------|-------|
| Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of HRESET | _ | 5 | SYSCLKs | 1 |

Notes:

1.SYSCLK is identical to the PCI_CLK signal and is the primary clock input for the MPC8540. See the MPC8540 Integrated Processor Preliminary Reference Manual for more details.

Table 12 provides the PLL and DLL lock times.

Table 12. PLL and DLL Lock Times

| Parameter/Condition | Min | in Max Unit | | Notes |
|---------------------|------|-------------|------------|-------|
| PLL lock times | — | 100 | μs | |
| DLL lock times | 7680 | 122,880 | CCB Clocks | 1, 2 |

Notes:

1.DLL lock times are a function of the ratio between the output clock and the platform (or CCB) clock. A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.

2. The CCB clock is determined by the SYSCLK \times platform PLL ratio.

6 DDR SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the MPC8540.

6.1 DDR SDRAM DC Electrical Characteristics

Table 13 provides the recommended operating conditions for the DDR SDRAM component(s) of the MPC8540.

| Parameter/Condition | Symbol | Min | Мах | Unit | Notes |
|---|-------------------|--------------------------|--------------------------|------|-------|
| I/O supply voltage | GV _{DD} | 2.375 | 2.625 | V | 1 |
| I/O reference voltage | MV _{REF} | $0.49 	imes GV_{DD}$ | $0.51 	imes GV_{DD}$ | V | 2 |
| I/O termination voltage | V _{TT} | MV _{REF} – 0.04 | MV _{REF} + 0.04 | V | 3 |
| Input high voltage | V _{IH} | MV _{REF} + 0.18 | GV _{DD} + 0.3 | V | 4 |
| Input low voltage | V _{IL} | -0.3 | MV _{REF} – 0.18 | V | 4 |
| Output leakage current | I _{OZ} | -10 | 10 | μA | 5 |
| Output high current (V _{OUT} = 1.95 V) | I _{OH} | -15.2 | — | mA | |
| Output low current (V _{OUT} = 0.35 V) | I _{OL} | 15.2 | — | mA | |

 Table 13. DDR SDRAM DC Electrical Characteristics

Table 16. DDR SDRAM Output AC Timing Specifications–DLL Mode (continued)

At recommended operating conditions with GV_{DD} of 2.5 V ± 5%.

| Parameter | Symbol ¹ | Min | Мах | Unit | Notes |
|-------------------|---------------------|-----|-----|------|-------|
| MDQS epilogue end | t _{DDSHME} | 1.5 | 4.0 | ns | 7, 8 |

Notes:

1.The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (OX or DX). For example, t_{DDKHOV} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (O) are valid (V) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.

2.All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.

3.Maximum possible clock skew between a clock MCK[n] and its relative inverse clock MCK[n], or between a clock MCK[n] and a relative clock MCK[m] or MSYNC_OUT. Skew measured between complementary signals at GV_{DD}/2.

4.ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK and MDQ/MECC/MDM/MDQS.

- 5.Note that t_{DDSHMH} follows the symbol conventions described in note 1. For example, t_{DDSHMH} describes the DDR timing (DD) from the rising edge of the MSYNC_IN clock (SH) until the MDQS signal is valid (MH). t_{DDSHMH} can be modified through control of the DQSS override bits in the TIMING_CFG_2 register. These controls allow the relationship between the synchronous clock control timing and the source-synchronous DQS domain to be modified by the user. For best turnaround times, these may need to be set to delay t_{DDSHMH} an additional 0.25t_{MCK}. This will also affect t_{DDSHMP} and t_{DDSHME} accordingly. See the *MPC8540 PowerQUICC III Integrated Host Processor Reference Manual* for a description and understanding of the timing modifications enabled by use of these bits.
- 6.Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the MPC8540.
- 7.All outputs are referenced to the rising edge of MSYNC_IN (S) at the pins of the MPC8540. Note that t_{DDSHMP} follows the symbol conventions described in note 1. For example, t_{DDSHMP} describes the DDR timing (DD) from the rising edge of the MSYNC_IN clock (SH) for the duration of the MDQS signal precharge period (MP).

8. Guaranteed by design.

9. Guaranteed by characterization.

Figure 5 provides the AC test load for the DDR bus.




Figure 5. DDR AC Test Load

Table 17. DDR SDRAM Measurement Conditions

| Symbol | DDR | Unit | Notes |
|------------------|-----------------------------------|------|-------|
| V _{TH} | MV _{REF} ± 0.31 V | V | 1 |
| V _{OUT} | $0.5\times \text{GV}_{\text{DD}}$ | V | 2 |

Notes:

1.Data input threshold measurement point.

2.Data output measurement point.

8 Ethernet: Three-Speed, 10/100, Mll Management

This section provides the AC and DC electrical characteristics for three-speed, 10/100, and MII management.

8.1 Three-Speed Ethernet Controller (TSEC) (10/100/1Gb Mbps)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to all GMII (gigabit media independent interface), MII (media independent interface), TBI (ten-bit interface), RGMII (reduced gigabit media independent interface), and RTBI (reduced ten-bit interface) signals except MDIO (management data input/output) and MDC (management data clock). The RGMII and RTBI interfaces are defined for 2.5 V, while the GMII, MII, and TBI interfaces can be operated at 3.3 or 2.5 V. Whether the GMII, MII, or TBI interface is operated at 3.3 or 2.5 V, the timing is compliant with the IEEE 802.3 standard. The RGMII and RTBI interfaces follow the Hewlett-Packard reduced pin-count interface for Gigabit Ethernet Physical Layer Device Specification Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in Section 8.4, "Ethernet Management Interface Electrical Characteristics."

8.1.1 TSEC DC Electrical Characteristics

All GMII, MII, TBI, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in Table 21 and Table 22. The potential applied to the input of a GMII, MII, TBI, RGMII, or RTBI receiver may exceed the potential of the receiver's power supply (i.e., a GMII driver powered from a 3.6 V supply driving V_{OH} into a GMII receiver powered from a 2.5 V supply). Tolerance for dissimilar GMII driver and receiver supply potentials is implicit in these specifications. The RGMII and RTBI signals are based on a 2.5 V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

| Parameter | Symbol | Min | Max | Unit |
|--|------------------|------|------------------------|------|
| Supply voltage 3.3 V | LV _{DD} | 3.13 | 3.47 | V |
| Output high voltage (LV _{DD} = Min, I _{OH} = -4.0 mA) | V _{OH} | 2.40 | LV _{DD} + 0.3 | V |
| Output low voltage (LV _{DD} = Min, I _{OL} = 4.0 mA) | V _{OL} | GND | 0.50 | V |
| Input high voltage | V _{IH} | 1.70 | LV _{DD} + 0.3 | V |
| Input low voltage | V _{IL} | -0.3 | 0.90 | V |
| Input high current $(V_{IN}^{1} = LV_{DD})$ | I _{IH} | - | 40 | μΑ |
| Input low current $(V_{IN}^{1} = GND)$ | Ι _{ΙL} | -600 | — | μΑ |

Note:

1. The symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 1 and Table 2.

Table 24. GMII Receive AC Timing Specifications (continued)

At recommended operating conditions with LV_{DD} of 3.3 V ± 5%, or LV_{DD} =2.5V ± 5%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Max | Unit |
|---------------------------------|--|-----|-----|-----|------|
| RX_CLK clock rise and fall time | t _{GRXR} , t _{GRXF} ^{2,3} | | | 1.0 | ns |

Note:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)}

(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{GRDVKH} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{RX} clock reference (K) going to the high state (H) or setup time. Also, t_{GRDXKL} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{GRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{GRX} represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3.Guaranteed by design.

Figure 8 provides the AC test load for TSEC.




Figure 8. TSEC AC Test Load

Figure 9 shows the GMII receive AC timing diagram.




Figure 9. GMII Receive AC Timing Diagram

Ethernet: Three-Speed, 10/100, MII Management

8.2.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

8.2.2.1 MII Transmit AC Timing Specifications

Table 25 provides the MII transmit AC timing specifications.

Table 25. MII Transmit AC Timing Specifications

At recommended operating conditions with LV_{DD} of 3.3 V \pm 5%, or LV_{DD}=2.5V \pm 5%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Мах | Unit |
|---|--|-----|-----|-----|------|
| TX_CLK clock period 10 Mbps | t _{MTX} ² | _ | 400 | _ | ns |
| TX_CLK clock period 100 Mbps | t _{MTX} | _ | 40 | _ | ns |
| TX_CLK duty cycle | t _{MTXH} /t _{MTX} | 35 | — | 65 | % |
| TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay | t _{MTKHDX} | 1 | 5 | 15 | ns |
| TX_CLK data clock rise and fall time | t _{MTXR} , t _{MTXF} ^{2,3} | 1.0 | _ | 4.0 | ns |

Note:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.3.Guaranteed by design.

Figure 10 shows the MII transmit AC timing diagram.




Figure 10. MII Transmit AC Timing Diagram

8.2.3 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

8.2.3.1 TBI Transmit AC Timing Specifications

Table 27 provides the TBI transmit AC timing specifications.

Table 27. TBI Transmit AC Timing Specifications

At recommended operating conditions with LV_{DD} of 3.3 V \pm 5%, or LV_{DD}=2.5V \pm 5%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Max | Unit |
|--|--|-----|-----|-----|------|
| GTX_CLK clock period | t _{TTX} | — | 8.0 | _ | ns |
| GTX_CLK duty cycle | t _{TTXH} /t _{TTX} | 40 | _ | 60 | % |
| TCG[9:0] setup time GTX_CLK going high | t _{TTKHDV} | 2.0 | — | _ | ns |
| TCG[9:0] hold time from GTX_CLK going high | t _{TTKHDX} | 1.0 | — | _ | ns |
| GTX_CLK clock rise and fall time | t _{TTXR} , t _{TTXF} ^{2,3} | — | _ | 1.0 | ns |

Notes:

1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state

)(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{TTKHDV} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t_{TTKHDX} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t_{TTKHDX} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{TTX} represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3.Guaranteed by design.

Figure 12 shows the TBI transmit AC timing diagram.




Figure 12. TBI Transmit AC Timing Diagram

Figure 15 shows the MII transmit AC timing diagram.




Figure 15. MII Transmit AC Timing Diagram

8.3.2.2 MII Receive AC Timing Specifications

Table 32 provides the MII receive AC timing specifications.

| Table 32 | . MII Rece | ve AC Tin | ning Specificatio | ns |
|----------|------------|-----------|-------------------|----|
|----------|------------|-----------|-------------------|----|

| Parameter/Condition | Symbol ¹ | Min | Тур | Мах | Unit |
|---|--|------|-----|-----|------|
| RX_CLK clock period 10 Mbps | t _{MRX} | _ | 400 | _ | ns |
| RX_CLK clock period 100 Mbps | t _{MRX} | _ | 40 | — | ns |
| RX_CLK duty cycle | t _{MRXH} /t _{MRX} | 35 | _ | 65 | % |
| RXD[7:0], TX_DV, TX_ER setup time to RX_CLK | t _{MRDVKH} | 10.0 | | — | ns |
| RXD[7:0], TX_DV, TX_ER hold time to RX_CLK | t _{MRDXKH} | 10.0 | | — | ns |
| RX_CLK clock rise and fall time | t _{MRXR} , t _{MRXF} ^{2,3} | 1.0 | | 4.0 | ns |

Note:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)}

(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{MRDVKH} symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MRX} clock reference (K) going to the high (H) state or setup time. Also, t_{MRDXKH} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the high (H) state or setup time. Also, t_{MRDXKH} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the high (H) state or hold time. Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t_{MRX} represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3. Guaranteed by design.

Ethernet: Three-Speed, 10/100, MII Management

Figure 16 shows the MII receive AC timing diagram.




Figure 16. MII Receive AC Timing Diagram

8.4 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, TBI and RTBI are specified in Section 8.1, "Three-Speed Ethernet Controller (TSEC) (10/100/1Gb Mbps)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics."

8.4.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 33.

| Parameter | Symbol | Min | Max | Unit |
|--|------------------|------|------------------------|------|
| Supply voltage (3.3 V) | OV _{DD} | 3.13 | 3.47 | V |
| Output high voltage (OV _{DD} = Min, I _{OH} = -1.0 mA) | V _{OH} | 2.10 | OV _{DD} + 0.3 | V |
| Output low voltage (OV _{DD} = Min, I _{OL} = 1.0 mA) | V _{OL} | GND | 0.50 | V |
| Input high voltage | V _{IH} | 1.70 | — | V |
| Input low voltage | V _{IL} | — | 0.90 | V |
| Input high current ($OV_{DD} = Max, V_{IN}^{1} = 2.1 V$) | I _{IH} | - | 40 | μΑ |
| Input low current (OV _{DD} = Max, V _{IN} = 0.5 V) | Ι _{ΙL} | -600 | _ | μΑ |

Table 33. MII Management DC Electrical Characteristics

Note:

1.Note that the symbol V_{IN}, in this case, represents the OV_{IN} symbol referenced in Table 1 and Table 2.

8.4.2 MII Management AC Electrical Specifications

Table 34 provides the MII management AC timing specifications.

Table 34. MII Management AC Timing Specifications

At recommended operating conditions with OV_{DD} is 3.3 V ± 5%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Max | Unit | Notes |
|----------------------------|---------------------|-------|-----|---------------------------------|------|-------|
| MDC frequency | f _{MDC} | 0.893 | — | 10.4 | MHz | 2, 4 |
| MDC period | t _{MDC} | 96 | — | 1120 | ns | |
| MDC clock pulse width high | t _{MDCH} | 32 | — | _ | ns | |
| MDC to MDIO valid | t _{MDKHDV} | | | 2*[1/(f _{ccb_clk} /8)] | ns | 3 |
| MDC to MDIO delay | t _{MDKHDX} | 10 | — | 2*[1/(f _{ccb_clk} /8)] | ns | 3 |
| MDIO to MDC setup time | t _{MDDVKH} | 5 | — | _ | ns | |
| MDIO to MDC hold time | t _{MDDXKH} | 0 | — | — | ns | |
| MDC rise time | t _{MDCR} | _ | — | 10 | ns | 4 |
| MDC fall time | t _{MDHF} | — | — | 10 | ns | 4 |

Notes:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)}

(reference)(state) for inputs and $t_{(first two letters of functional block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2. This parameter is dependent on the CCB clock speed (that is, for a CCB clock of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a CCB clock of 333 MHz, the maximum frequency is 10.4 MHz and the minimum frequency is 1.5 MHz).

3. This parameter is dependent on the CCB clock speed (that is, for a CCB clock of 267 MHz, the delay is 60 ns and for a CCB clock of 333 MHz, the delay is 48 ns).

4. Guaranteed by design.

Figure 17 shows the MII management AC timing diagram.




Figure 17. MII Management Interface Timing Diagram

Local Bus

Table 37 describes the general timing parameters of the local bus interface of the MPC8540 with the DLL bypassed.

| Parameter | POR Configuration | Symbol ¹ | Min | Max | Unit | Notes |
|---|----------------------------------|----------------------|------|------|------|-------|
| Local bus cycle time | | t _{LBK} | 6.0 | — | ns | 2 |
| Internal launch/capture clock to LCLK delay | | t _{LBKHKT} | 2.3 | 3.9 | ns | 8 |
| LCLK[n] skew to LCLK[m] or LSYNC_OUT | | t _{LBKSKEW} | _ | 150 | ps | 3, 9 |
| Input setup to local bus clock (except LUPWAIT) | | t _{LBIVKH1} | 5.7 | — | ns | 4, 5 |
| LUPWAIT input setup to local bus clock | | t _{LBIVKH2} | 5.6 | | ns | 4, 5 |
| Input hold from local bus clock (except LUPWAIT) | | t _{LBIXKH1} | -1.8 | — | ns | 4, 5 |
| LUPWAIT input hold from local bus clock | | t _{LBIXKH2} | -1.3 | | ns | 4, 5 |
| LALE output transition to LAD/LDP output transition (LATCH hold time) | | t _{LBOTOT} | 1.5 | — | ns | 6 |
| Local bus clock to output valid (except LAD/LDP and LALE) | TSEC2_TXD[6:5] = 00 | t _{LBKLOV1} | | -0.3 | ns | 4 |
| | TSEC2_TXD[6:5] = 11 (default) | | | 1.2 | | |
| Local bus clock to data valid for LAD/LDP | TSEC2_TXD[6:5] = 00 | t _{LBKLOV2} | — | -0.1 | ns | 4 |
| | TSEC2_TXD[6:5] = 11 (default) | | | 1.4 | | |
| Local bus clock to address valid for LAD | TSEC2_TXD[6:5] = 00 | t _{LBKLOV3} | _ | 0 | ns | 4 |
| | TSEC2_TXD[6:5] = 11 (default) | | | 1.5 | | |
| Local bus clock to LALE assertion | | t _{LBKHOV4} | _ | 0 | ns | 4 |
| Output hold from local bus clock (except | TSEC2_TXD[6:5] = 00 | t _{LBKLOX1} | -3.2 | — | ns | 4 |
| LAD/LDP and LALE) | TSEC2_TXD[6:5] = 11 (default) | | -2.3 | | | |
| Output hold from local bus clock for | TSEC2_TXD[6:5] = 00 | t _{LBKLOX2} | -3.2 | — | ns | 4 |
| LAD/LDP | TSEC2_TXD[6:5] = 11 (default) | | -2.3 | | | |
| Local bus clock to output high Impedance | TSEC2_TXD[6:5] = 00 | t _{LBKLOZ1} | — | 0.2 | ns | 7 |
| (except LAD/LDP and LALE) | TSEC2_TXD[6:5] = 11 (default) | | | 1.5 | | |

Table 37. Local Bus General Timing Parameters—DLL Bypassed

Table 47. RapidIO Driver AC Timing Specifications—500 Mbps Data Rate (continued)

| Characteristic | Ra Symbol | | nge | Unit | Notes |
|---|------------------------|------|-----|------|-------|
| | Symbol | Min | Max | Unit | NOLES |
| Duty cycle | DC | 48 | 52 | % | 2, 6 |
| V _{OD} rise time, 20%–80% of peak-to-peak differential signal swing | t _{FALL} | 200 | — | ps | 3, 6 |
| V _{OD} fall time, 20%–80% of peak-to-peak differential signal swing | t _{RISE} | 200 | — | ps | 6 |
| Data valid | DV | 1260 | — | ps | |
| Skew of any two data outputs | t _{DPAIR} | — | 180 | ps | 4, 6 |
| Skew of single data outputs to associated clock | t _{SKEW,PAIR} | -180 | 180 | ps | 5, 6 |

Notes:

1.See Figure 38.

2.Requires ±100 ppm long term frequency stability.

3.Measured at $V_{OD} = 0$ V.

4.Measured using the RapidIO transmit mask shown in Figure 38.

5.See Figure 43.

6.Guaranteed by design.

Table 48. RapidIO Driver AC Timing Specifications—750 Mbps Data Rate

| Characteristic | Quark et | Ra | inge | | |
|---|------------------------|------|------|--------|-------|
| | Symbol | Min | Max | - Unit | Notes |
| Differential output high voltage | V _{OHD} | 200 | 540 | mV | 1 |
| Differential output low voltage | V _{OLD} | -540 | -200 | mV | 1 |
| Duty cycle | DC | 48 | 52 | % | 2, 6 |
| V _{OD} rise time, 20%–80% of peak-to-peak differential signal swing | t _{FALL} | 133 | _ | ps | 3, 6 |
| V _{OD} fall time, 20%–80% of peak-to-peak differential signal swing | t _{RISE} | 133 | _ | ps | 6 |
| Data valid | DV | 800 | — | ps | 6 |
| Skew of any two data outputs | t _{DPAIR} | — | 133 | ps | 4, 6 |
| Skew of single data outputs to associated clock | t _{SKEW,PAIR} | -133 | 133 | ps | 5, 6 |

Notes:

1.See Figure 38.

2.Requires ±100 ppm long term frequency stability.

3.Measured at $V_{OD} = 0$ V.

4.Measured using the RapidIO transmit mask shown in Figure 38.

5.See Figure 43.

6.Guaranteed by design.

| Characteristic | Symbol | Ra | nge | Unit | Notes |
|---|------------------------|------|------|------|-------|
| | Symbol | Min | Мах | Unit | NOLES |
| Differential output high voltage | V _{OHD} | 200 | 540 | mV | 1 |
| Differential output low voltage | V _{OLD} | -540 | -200 | mV | 1 |
| Duty cycle | DC | 48 | 52 | % | 2, 6 |
| V _{OD} rise time, 20%–80% of peak to peak differential signal swing | t _{FALL} | 100 | — | ps | 3, 6 |
| V _{OD} fall time, 20%–80% of peak to peak differential signal swing | t _{RISE} | 100 | — | ps | 6 |
| Data valid | DV | 575 | — | ps | 6 |
| Skew of any two data outputs | t _{DPAIR} | — | 100 | ps | 4, 6 |
| Skew of single data outputs to associated clock | t _{SKEW,PAIR} | -100 | 100 | ps | 5, 6 |

Table 49. RapidIO Driver AC Timing Specifications—1 Gbps Data Rate

Notes:

1.See Figure 38.

2.Requires ±100 ppm long term frequency stability.

3.Measured at $V_{OD} = 0$ V.

4.Measured using the RapidIO transmit mask shown in Figure 38.

5.See Figure 43.

6.Guaranteed by design.

The compliance of driver output signals TD[0:15] and TFRAME with their minimum data valid window (DV) specification shall be determined by generating an eye pattern for each of the data signals and comparing the eye pattern of each data signal with the RapidIO transmit mask shown in Figure 38. The value of X2 used to construct the mask shall be $(1 - DV_{min})/2$. A signal is compliant with the data valid window specification if the transmit mask can be positioned on the signal's eye pattern such that the eye pattern falls entirely within the unshaded portion of the mask.




Figure 38. RapidIO Transmit Mask

RapidIO

The eye pattern for a data signal is generated by making a large number of recordings of the signal and then overlaying the recordings. The number of recordings used to generate the eye shall be large enough that further increasing the number of recordings used does not cause the resulting eye pattern to change from one that complies with the RapidIO transmit mask to one that does not. Each data signal in the interface shall be carrying random or pseudo-random data when the recordings are made. If pseudo-random data is used, the length of the pseudo-random sequence (repeat length) shall be long enough that increasing the length of the sequence does not cause the resulting eye pattern to change from one that complies with the RapidIO transmit mask to one that does not comply with the mask. The data carried by any given data signal in the interface may not be correlated with the data carried by any other data signal in the interface. The zero-crossings of the clock associated with a data signal shall be used as the timing reference for aligning the multiple recordings of the data signal when the recordings are overlaid.

While the method used to make the recordings and overlay them to form the eye pattern is not specified, the method used shall be demonstrably equivalent to the following method. The signal under test is repeatedly recorded with a digital oscilloscope in infinite persistence mode. Each recording is triggered by a zero-crossing of the clock associated with the data signal under test. Roughly half of the recordings are triggered by positive-going clock zero-crossings and roughly half are triggered by negative-going clock zero-crossings. Each recording is at least 1.9 UI in length (to ensure that at least one complete eye is formed) and begins 0.5 UI before the trigger point (0.5 UI before the associated clock zero-crossing). Depending on the length of the individual recordings used to generate the eye pattern, one or more complete eyes will be formed. Regardless of the number of eyes, the eye whose center is immediately to the right of the trigger point is the eye used for compliance testing.

An example of an eye pattern generated using the above method with recordings 3 UI in length is shown in Figure 39. In this example, there is no skew between the signal under test and the associated clock used to trigger the recordings. If skew was present, the eye pattern would be shifted to the left or right relative to the oscilloscope trigger point.




Figure 39. Example Driver Output Eye Pattern

RapidIO

13.3.2 RapidIO Receiver AC Timing Specifications

The RapidIO receiver AC timing specifications are provided in Table 50. A receiver shall comply with the specifications for each data rate/frequency for which operation of the receiver is specified. Unless otherwise specified, these specifications are subject to the following conditions.

- The specifications apply over the supply voltage and ambient temperature ranges specified by the device vendor.
- The specifications apply for any combination of data patterns on the data signals.
- The specifications apply over the receiver common mode and differential input voltage ranges.
- Clock specifications apply only to clock signals.
- Data specifications apply only to data signals (FRAME, D[0:7])

Table 50. RapidIO Receiver AC Timing Specifications—500 Mbps Data Rate

| Characteristic | Symbol F | | nge | Unit | Notes |
|---|------------------------|------|-----|------|--------|
| | Symbol | Min | Max | | 140165 |
| Duty cycle of the clock input | DC | 47 | 53 | % | 1, 5 |
| Data valid | DV | 1080 | | ps | 2 |
| Allowable static skew between any two data inputs within a 8-/9-bit group | t _{DPAIR} | — | 380 | ps | 3 |
| Allowable static skew of data inputs to associated clock | t _{SKEW,PAIR} | -300 | 300 | ps | 4 |

Notes:

1.Measured at $V_{ID} = 0$ V.

2.Measured using the RapidIO receive mask shown in Figure 40.

3.See Figure 43.

4.See Figure 42 and Figure 43.

5.Guaranteed by design.

Table 51. RapidIO Receiver AC Timing Specifications—750 Mbps Data Rate

| Characteristic | Symbol | Rai | nge | Unit | Notes |
|---|------------------------|------|-----|------|-------|
| | Symbol | Min | Мах | | |
| Duty cycle of the clock input | DC | 47 | 53 | % | 1, 5 |
| Data valid | DV | 600 | _ | ps | 2 |
| Allowable static skew between any two data inputs within a 8-/9-bit group | t _{DPAIR} | _ | 400 | ps | 3 |
| Allowable static skew of data inputs to associated clock | t _{SKEW,PAIR} | -267 | 267 | ps | 4 |

Notes:

1.Measured at $V_{ID} = 0$ V.

2.Measured using the RapidIO receive mask shown in Figure 40.

3.See Figure 43.

4.See Figure 42 and Figure 43.

5.Guaranteed by design.

Figure 42 shows the definitions of the data to clock static skew parameter $t_{SKEW,PAIR}$ and the data valid window parameter DV. The data and frame bits are those that are associated with the clock. The figure applies for all zero-crossings of the clock. All of the signals are differential signals. V_D represents V_{OD} for the transmitter and V_{ID} for the receiver. The center of the eye is defined as the midpoint of the region in which the magnitude of the signal voltage is greater than or equal to the minimum DV voltage.




Figure 42. Data to Clock Skew

Figure 43 shows the definition of the data to data static skew parameter t_{DPAIR} and how the skew parameters are applied.




Figure 43. Static Skew Diagram

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|--------------------|---|---|--------------------|-------|
| | Power Management | | | |
| ASLEEP | AG18 | I/O | | 9, 19 |
| | Power and Ground Signals | | | |
| AV _{DD} 1 | AH19 | Power for e500 PLL (1.2 V) | AV _{DD} 1 | |
| AV _{DD} 2 | AH18 | Power for CCB PLL (1.2 V) | AV _{DD} 2 | |
| GND | A12, A17, B3, B14, B20, B26, B27, C2, C4, C11,C17, C19, C22, C27, D8, E3, E12, E24, F11, F18, F23, G9, G12, G25, H4, H12, H14, H17, H20, H22, H27, J19, J24, K5, K9, K18, K23, K28, L6, L20, L25, M4, M12, M14, M16, M22, M27, N2, N13, N15, N17, P12, P14, P16, P23, R13, R15, R17, R20, R26, T3, T8, T10, T12, T14, T16, U6, U13, U15, U16, U17, U21, V7, V10, V26, W5, W18, W23, Y8, Y16, AA6, AA13, AB4, AB11, AB19, AC6, AC9, AD3, AD8, AD17, AF2, AF4, AF10, AF13, AF15, AF27, AG3, AG7, AG26 | | _ | |
| GV _{DD} | A14, A20, A25, A26, A27, A28, B17, B22, B28, C12, C28, D16, D19, D21, D24, D28, E17, E22, F12, F15, F19, F25, G13, G18, G20, G23, G28, H19, H24, J12, J17, J22, J27, K15, K20, K25, L13, L23, L28, M25, N21 | Power for DDR DRAM I/O Voltage (2.5 V) | GV _{DD} | |
| LV _{DD} | A4, C5, E7, H10 | Reference Voltage; Three-Speed Ethernet I/O (2.5 V, 3.3 V) | LV _{DD} | |
| MV _{REF} | N27 | Reference Voltage Signal; DDR | MV _{REF} | |
| No Connects | AH26, AH27, AH28, AG28, AF28, AE28, AH1, AG1, AH2, B1, B2, A2, A3, AH25, H1, H2, J1, J2, J3, J4, J5, J6, J7, J8, K8, K7, K6, K3, K2, K1, L1, L2, L3, L4, L5, L8, L9, L10, L11, M10, M9, M8, M7, M6, M3, M2, P7, P6, P5, P4, P3, P2, P1, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, T9, T6, T5, T4, T1, U1, U2, U3, U4, U8, U10, V5, V4, V3, V2, V1, W1, W2, W3, W6, W7, W8, W9, Y1, Y2, Y3, Y4, Y5, Y6, Y9, AA8, AA7, AA4, AA3, AA2, AA1, AB1, AB2, AB3, AB5, AB6, AC7, AC4, AC3, AC2, AC1 | | - | 16 |
| OV _{DD} | D1, E4, H3, K4, K10, L7, M5, N3, P22, R19, R25, T2, T7, U5, U20, U26, V8, W4, W13, W19, W21, Y7, Y23, AA5, AA12, AA16, AA20, AB7, AB9, AB26, AC5, AC11, AC17, AD4, AE1, AE8, AE10, AE15, AF7, AF12, AG27, AH4 | PCI/PCI-X, RapidIO, 10/100 Ethernet, and other Standard (3.3 V) | OV _{DD} | |

System Design Information

17.6 Configuration Pin Muxing

The MPC8540 provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of $4.7 \text{ k}\Omega$ on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While $\overline{\text{HRESET}}$ is asserted however, these pins are treated as inputs. The value presented on these pins while $\overline{\text{HRESET}}$ is asserted, is latched when $\overline{\text{HRESET}}$ deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Most of these sampled configuration pins are equipped with an on-chip gated resistor of approximately 20 kΩ. This value should permit the 4.7-kΩ resistor to pull the configuration pin to a valid logic low level. The pull-up resistor is enabled only during $\overline{\text{HRESET}}$ (and for platform/system clocks after $\overline{\text{HRESET}}$ deassertion to ensure capture of the reset value). When the input receiver is disabled the pull-up is also, thus allowing functional operation of the pin as an output with minimal signal quality or delay disruption. The default value for all configuration bits treated this way has been encoded such that a high voltage level puts the device into the default state and external resistors are needed only when non-default settings are required by the user.

Careful board layout with stubless connections to these pull-down resistors coupled with the large value of the pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

The platform PLL ratio and e500 PLL ratio configuration pins are not equipped with these default pull-up devices.

17.7 Pull-Up Resistor Requirements

The MPC8540 requires high resistance pull-up resistors (10 k Ω is recommended) on open drain type pins including EPIC interrupt pins. I²C open drain type pins should be pulled up with ~1 k Ω resistors.

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 55. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

TSEC1_TXD[3:0] must not be pulled low during reset. Some PHY chips have internal pulldowns that could cause this to happen. If such PHY chips are used, then a pullup must be placed on these signals strong enough to restore these signals to a logical 1 during reset.

Three test pins also require pull-up resistors (100 Ω - 1 k Ω). These pins are L1_TSTCLK, L2_TSTCLK, and LSSD_MODE. These signals are for factory use only and must be pulled up to OVDD for normal machine operation.

Refer to the PCI 2.2 specification for all pull-ups required for PCI.




Figure 54. COP Connector Physical Pinout

17.8.1 Termination of Unused Signals

If the JTAG interface and COP header will not be used, Freescale recommends the following connections:

- TRST should be tied to HRESET through a 0 k Ω isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 55. If this is not possible, the isolation resistor will allow future access to TRST in case a JTAG interface may need to be wired onto the system in future debug situations.
- Tie TCK to OV_{DD} through a 10 k Ω resistor. This will prevent TCK from changing state and reading incorrect data into the device.
- No connection is required for TDI, TMS, or TDO.

| Rev. No. | Substantive Change(s) |
|----------|---|
| 2.0 | Section 1.1—Updated features list to coincide with latest version of the reference manual |
| | Table 1 and Table 2—Addition of SYSCLK to OVIN |
| | Table 2—Addition of notes 1 and 2 |
| | Table 3—Addition of note 1 |
| | Table 5—New |
| | Section 4—New |
| | Table 13—Addition of I _{VREF} |
| | Removed Figure 4 DDR SRAM Input TIming Diagram |
| | Table 15—Modified maximum values for t _{DISKEW} |
| | Table 16—Added MSYNC_OUT to tMCKSKEW2 |
| | Figure 5—New |
| | Section 6.2.1—Removed Figure 4, "DDR SDRAM Input Timing Diagram" |
| | Section 8.1—Removed references to 2.5 V from first paragraph |
| | Figure 8—New |
| | Table 21 and Table 22—Modified "conditions" for I _{IH} and I _{IL} |
| | Table 23—Addition of min and max for GTX_CLK125 reference clock duty cycle |
| | Table 27 — Addition of min and max for GTX_CLK125 reference clock duty cycle |
| | Table 29—Addition of min and max for GTX_CLK125 reference clock duty cycle |
| | Table 30—VOH min and conditions; I _{IH} and I _{IL} conditions |
| | Table 31—Min and max for t _{MTXR} and t _{MTXF} |
| | Table 32—Min and max for t _{MRXR} and t _{MRXF} |
| | Figure 23 and Figure 24—Changed LSYNC_IN to Internal clock at top of each figure |
| | Figure 18—New |
| | Figure 18—New |
| | Table 36—Removed row for tLBKHOX3 |
| | Table 43—New (AC timing of PCI-X at 66 MHz) |
| | Table 53—Addition of note 19 |
| | Figure 55—Addition of jumper and note at top of diagram |
| | Table 55: Changed max bus freq for 667 core to 166 |
| | Section 16.2.1—Modified first paragraph |
| | Figure 46—Modified |
| | Figure 47—New |
| | Table 59—Modified thermal resistance data |
| | Section 16.2.4.2—Modified first and second paragraphs |

Table 61. Document Revision History (continued)