# E·XFL

### NXP USA Inc. - MPC8540PXAQFC Datasheet



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.0GHz
Co-Processors/DSP	-
RAM Controllers	DDR, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (1), 10/100/1000Mbps (2)
SATA	-
USB	-
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	783-BFBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8540pxaqfc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Power management
  - Fully static 1.2-V CMOS design with 3.3- and 2.5-V I/O
  - Supports power saving modes: doze, nap, and sleep
  - Employs dynamic power management, which automatically minimizes power consumption of blocks when they are idle.
- System performance monitor
  - Supports eight 32-bit counters that count the occurrence of selected events
  - Ability to count up to 512 counter-specific events
  - Supports 64 reference events that can be counted on any of the 8 counters
  - Supports duration and quantity threshold counting
  - Burstiness feature that permits counting of burst events with a programmable time between bursts
  - Triggering and chaining capability
  - Ability to generate an interrupt on overflow
- System access port
  - Uses JTAG interface and a TAP controller to access entire system memory map
  - Supports 32-bit accesses to configuration registers
  - Supports cache-line burst accesses to main memory
  - Supports large block (4-Kbyte) uploads and downloads
  - Supports continuous bit streaming of entire block for fast upload and download
- IEEE 1149.1-compliant, JTAG boundary scan
- 783 FC-PBGA package

# **2** Electrical Characteristics

This section provides the electrical specifications and thermal characteristics for the MPC8540. The MPC8540 is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

### Table 11. RESET Initialization Timing Specifications (continued)

Parameter/Condition	Min	Мах	Unit	Notes
Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of HRESET	_	5	SYSCLKs	1

Notes:

1.SYSCLK is identical to the PCI\_CLK signal and is the primary clock input for the MPC8540. See the MPC8540 Integrated Processor Preliminary Reference Manual for more details.

### Table 12 provides the PLL and DLL lock times.

Table 12. PLL and DLL Lock Times

Parameter/Condition	Min	Мах	Unit	Notes
PLL lock times	—	100	μs	
DLL lock times	7680	122,880	CCB Clocks	1, 2

Notes:

1.DLL lock times are a function of the ratio between the output clock and the platform (or CCB) clock. A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.

2. The CCB clock is determined by the SYSCLK  $\times$  platform PLL ratio.

# 6 DDR SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the MPC8540.

## 6.1 DDR SDRAM DC Electrical Characteristics

Table 13 provides the recommended operating conditions for the DDR SDRAM component(s) of the MPC8540.

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
I/O supply voltage	GV <sub>DD</sub>	2.375	2.625	V	1
I/O reference voltage	MV <sub>REF</sub>	$0.49  imes GV_{DD}$	$0.51  imes GV_{DD}$	V	2
I/O termination voltage	V <sub>TT</sub>	MV <sub>REF</sub> – 0.04	MV <sub>REF</sub> + 0.04	V	3
Input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.18	GV <sub>DD</sub> + 0.3	V	4
Input low voltage	V <sub>IL</sub>	-0.3	MV <sub>REF</sub> – 0.18	V	4
Output leakage current	I <sub>OZ</sub>	-10	10	μA	5
Output high current (V <sub>OUT</sub> = 1.95 V)	I <sub>OH</sub>	-15.2	—	mA	
Output low current (V <sub>OUT</sub> = 0.35 V)	I <sub>OL</sub>	15.2	—	mA	

 Table 13. DDR SDRAM DC Electrical Characteristics

Ethernet: Three-Speed, 10/100, MII Management

### 8.2.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

### 8.2.2.1 MII Transmit AC Timing Specifications

Table 25 provides the MII transmit AC timing specifications.

### Table 25. MII Transmit AC Timing Specifications

At recommended operating conditions with LV\_{DD} of 3.3 V  $\pm$  5%, or LV\_{DD}=2.5V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
TX_CLK clock period 10 Mbps	t <sub>MTX</sub> <sup>2</sup>	_	400	_	ns
TX_CLK clock period 100 Mbps	t <sub>MTX</sub>	_	40	_	ns
TX_CLK duty cycle	t <sub>MTXH</sub> /t <sub>MTX</sub>	35	—	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t <sub>MTKHDX</sub>	1	5	15	ns
TX_CLK data clock rise and fall time	t <sub>MTXR</sub> , t <sub>MTXF</sub> <sup>2,3</sup>	1.0	_	4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MTKHDX</sub> symbolizes MII transmit timing (MT) for the time t<sub>MTX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>MTX</sub> represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.3.Guaranteed by design.

Figure 10 shows the MII transmit AC timing diagram.




Figure 10. MII Transmit AC Timing Diagram

#### Ethernet: Three-Speed, 10/100, MII Management

### 8.2.2.2 MII Receive AC Timing Specifications

Table 26 provides the MII receive AC timing specifications.

### **Table 26. MII Receive AC Timing Specifications**

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V ± 5%, or LV<sub>DD</sub>=2.5V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
RX_CLK clock period 10 Mbps	t <sub>MRX</sub> <sup>3</sup>	_	400	—	ns
RX_CLK clock period 100 Mbps	t <sub>MRX</sub>	_	40	—	ns
RX_CLK duty cycle	t <sub>MRXH</sub> /t <sub>MRX</sub>	35	—	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t <sub>MRDVKH</sub>	10.0	—	—	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t <sub>MRDXKH</sub>	10.0	—	—	ns
RX_CLK clock rise and fall time	t <sub>MRXR</sub> , t <sub>MRXF</sub> <sup>2,3</sup>	1.0	—	4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub>

(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MRDVKH</sub> symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKL</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKL</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>MRX</sub> represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3.Guaranteed by design.

Figure 11 shows the MII receive AC timing diagram.




Figure 11. MII Receive AC Timing Diagram

Figure 15 shows the MII transmit AC timing diagram.




Figure 15. MII Transmit AC Timing Diagram

### 8.3.2.2 MII Receive AC Timing Specifications

Table 32 provides the MII receive AC timing specifications.

Table 32	. MII Rece	ve AC Tin	ning Specificatio	ns
----------	------------	-----------	-------------------	----

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
RX_CLK clock period 10 Mbps	t <sub>MRX</sub>	_	400	_	ns
RX_CLK clock period 100 Mbps	t <sub>MRX</sub>	_	40	—	ns
RX_CLK duty cycle	t <sub>MRXH</sub> /t <sub>MRX</sub>	35	_	65	%
RXD[7:0], TX_DV, TX_ER setup time to RX_CLK	t <sub>MRDVKH</sub>	10.0	_	—	ns
RXD[7:0], TX_DV, TX_ER hold time to RX_CLK	t <sub>MRDXKH</sub>	10.0	_	—	ns
RX_CLK clock rise and fall time	t <sub>MRXR</sub> , t <sub>MRXF</sub> <sup>2,3</sup>	1.0		4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub>

(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MRDVKH</sub> symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKH</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKH</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or hold time. Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>MRX</sub> represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3. Guaranteed by design.

Parameter	POR Configuration	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus clock to output valid	TSEC2_TXD[6:5] = 00	t <sub>LBKHOV1</sub>	_	2.0	ns	4, 8
(except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 11 (default)			3.5		
Local bus clock to data valid for	TSEC2_TXD[6:5] = 00	t <sub>LBKHOV2</sub>		2.2	ns	4, 8
LAD/LDP	TSEC2_TXD[6:5] = 11 (default)			3.7		
Local bus clock to address valid for	TSEC2_TXD[6:5] = 00	t <sub>LBKHOV3</sub>	_	2.3	ns	4, 8
LAD	TSEC2_TXD[6:5] = 11 (default)			3.8		
Local bus clock to LALE assertion		t <sub>LBKHOV4</sub>		2.3	ns	4, 8
Output hold from local bus clock	TSEC2_TXD[6:5] = 00	t <sub>LBKHOX1</sub>	0.7	—	ns	4, 8
(except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 11 (default)		1.6			
Output hold from local bus clock for	TSEC2_TXD[6:5] = 00	t <sub>LBKHOX2</sub>	0.7	—	ns	4, 8
LAD/LDP	TSEC2_TXD[6:5] = 11 (default)		1.6			
Local bus clock to output high	TSEC2_TXD[6:5] = 00	t <sub>LBKHOZ1</sub>	_	2.5	ns	7, 9
Impedance (except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 11 (default)			3.8		
Local bus clock to output high	TSEC2_TXD[6:5] = 00	t <sub>LBKHOZ2</sub>		2.5	ns	7, 9
impedance for LAD/LDP	TSEC2_TXD[6:5] = 11 (default)			3.8		

Table 36. Local Bus General Timing Parameters - DLL Enabled (continued)

Notes:

1.The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(First two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the to the output (O) going invalid (X) or output hold time.

2.All timings are in reference to LSYNC\_IN for DLL enabled mode.

- 3.Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at OV<sub>DD</sub>/2.
- 4.All signals are measured from  $OV_{DD}/2$  of the rising edge of LSYNC\_IN for DLL enabled to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.

5.Input timings are measured at the pin.

- 6. The value of t<sub>LBOTOT</sub> is defined as the sum of 1/2 or 1 ccb\_clk cycle as programmed by LBCR[AHD], and the number of local bus buffer delays used as programmed at power-on reset with configuration pins TSEC2\_TXD[6:5].
- 7. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

8. Guaranteed by characterization.

9. Guaranteed by design.

Parameter	POR Configuration	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus clock to output high impedance	TSEC2_TXD[6:5] = 00	t <sub>LBKLOZ2</sub>	_	0.2	ns	7
for LAD/LDP	TSEC2_TXD[6:5] = 11 (default)			1.5		

 Table 37. Local Bus General Timing Parameters—DLL Bypassed (continued)

Notes:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the output (O) going invalid (X) or output hold time.</sub></sub>

2.All timings are in reference to local bus clock for DLL bypass mode. Timings may be negative with respect to the local bus clock because the actual launch and capture of signals is done with the internal launch/capture clock, which precedes LCLK by t<sub>LBKHKT</sub>.

3.Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at OV<sub>DD</sub>/2.

4.All signals are measured from  $OV_{DD}/2$  of the rising edge of local bus clock for DLL bypass mode to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.

5.Input timings are measured at the pin.

6. The value of t<sub>LBOTOT</sub> is defined as the sum of 1/2 or 1 ccb\_clk cycle as programmed by LBCR[AHD], and the number of local bus buffer delays used as programmed at power-on reset with configuration pins TSEC2\_TXD[6:5].

7.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

8. Guaranteed by characterization.

9.Guaranteed by design.

Figure 18 provides the AC test load for the local bus.




Figure 18. Local Bus AC Test Load

Local Bus




Figure 23. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 or 8 (DLL Enabled)

# 10 JTAG

This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the MPC8540.

Table 38 provides the JTAG AC timing specifications as defined in Figure 26 through Figure 29.

### Table 38. JTAG AC Timing Specifications (Independent of SYSCLK)<sup>1</sup>

At recommended operating conditions (see Table 2).

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
JTAG external clock frequency of operation	f <sub>JTG</sub>	0	33.3	MHz	
JTAG external clock cycle time	t <sub>JTG</sub>	30	—	ns	
JTAG external clock pulse width measured at 1.4 V $$	t <sub>JTKHKL</sub>	15	—	ns	
JTAG external clock rise and fall times	t <sub>JTGR</sub> & t <sub>JTGF</sub>	0	2	ns	6
TRST assert time	t <sub>TRST</sub>	25	—	ns	3
Input setup times: Boundary-scan data TMS, TDI	t <sub>JTDVKH</sub> t <sub>JTIVKH</sub>	4 0		ns	4
Input hold times: Boundary-scan data TMS, TDI	t <sub>JTDXKH</sub> t <sub>JTIXKH</sub>	20 25		ns	4
Valid times: Boundary-scan data TDO	t <sub>jtkldv</sub> t <sub>jtklov</sub>	4 4	20 25	ns	5
Output hold times: Boundary-scan data TDO	t <sub>JTKLDX</sub> t <sub>JTKLOX</sub>			ns	5
JTAG external clock to output high impedance: Boundary-scan data TDO	<sup>t</sup> jtkldz <sup>t</sup> jtkloz	3 3	19 9	ns	5, 6

### Notes:

2. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example,

 $t_{JTDVKH}$  symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{JTDXKH}$  symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

- 3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 4.Non-JTAG signal input timing with respect to t<sub>TCLK</sub>.
- 5.Non-JTAG signal output timing with respect to t<sub>TCLK</sub>.
- 6.Guaranteed by design.

<sup>1.</sup>All outputs are measured from the midpoint voltage of the falling/rising edge of  $t_{TCLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- $\Omega$  load (see Figure 25). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

### **12.2 PCI/PCI-X AC Electrical Specifications**

This section describes the general AC timing parameters of the PCI/PCI-X bus of the MPC8540. Note that the SYSCLK signal is used as the PCI input clock. Table 42 provides the PCI AC timing specifications at 66 MHz.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
SYSCLK to output valid	<sup>t</sup> PCKHOV	—	6.0	ns	2
Output hold from SYSCLK	t <sub>PCKHOX</sub>	2.0	_	ns	2, 9
SYSCLK to output high impedance	t <sub>PCKHOZ</sub>	—	14	ns	2, 3, 10
Input setup to SYSCLK	t <sub>PCIVKH</sub>	3.0	_	ns	2, 4, 9
Input hold from SYSCLK	t <sub>PCIXKH</sub>	0	_	ns	2, 4, 9
REQ64 to HRESET <sup>9</sup> setup time	t <sub>PCRVRH</sub>	$10  imes t_{SYS}$	_	clocks	5, 6, 10
HRESET to REQ64 hold time	t <sub>PCRHRX</sub>	0	50	ns	6, 10
HRESET high to first FRAME assertion	t <sub>PCRHFV</sub>	10	—	clocks	7, 10

### Table 42. PCI AC Timing Specifications at 66 MHz

Notes:

1.Note that the symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional</sub>

block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example,  $t_{PCIVKH}$  symbolizes PCI/PCI-X timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the SYSCLK clock,  $t_{SYS}$ , reference (K) going to the high (H) state or setup time. Also,  $t_{PCRHFV}$  symbolizes PCI/PCI-X timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.

2.See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.

3.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

- 4.Input timings are measured at the pin.
- 5. The timing parameter t<sub>SYS</sub> indicates the minimum and maximum CLK cycle times for the various specified frequencies. The system clock period must be kept within the minimum and maximum defined ranges. For values see Section 15, "Clocking."

6.The setup and hold time is with respect to the rising edge of HRESET.

7. The timing parameter t<sub>PCRHFV</sub> is a minimum of 10 clocks rather than the minimum of 5 clocks in the *PCI 2.2 Local Bus Specifications*.

8. The reset assertion timing requirement for  $\overline{\text{HRESET}}$  is 100 µs.

9. Guaranteed by characterization.

10.Guaranteed by design.

Table 44. PCI-X AC Timing Specifications at 133 MHz (con	tinued)
--	---------

Parameter	Symbol	Min	Max	Unit	Notes
HRESET to PCI-X initialization pattern hold time	t <sub>PCRHIX</sub>	0	50	ns	6, 12

Notes:

1.See the timing measurement conditions in the PCI-X 1.0a Specification.

- 2. Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.
- 3.Setup time for point-to-point signals applies to REQ and GNT only. All other signals are bused.
- 4.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.
- 6.Maximum value is also limited by delay to the first transaction (time for HRESET high to first configuration access, t<sub>PCRHFV</sub>). The PCI-X initialization pattern control signals after the rising edge of HRESET must be negated no later than two clocks before the first FRAME and must be floated no later than one clock before FRAME is asserted.
- 7.A PCI-X device is permitted to have the minimum values shown for t<sub>PCKHOV</sub> and t<sub>CYC</sub> only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.
- 8. Device must meet this specification independent of how many outputs switch simultaneously.
- 9. The timing parameter t<sub>PCIVKH</sub> is a minimum of 1.4 ns rather than the minimum of 1.2 ns in the *PCI-X 1.0a Specification.*
- 10. The timing parameter t<sub>PCRHFV</sub> is a minimum of 10 clocks rather than the minimum of 5 clocks in the PCI-X 1.0a Specification.
- 11. Guaranteed by characterization.
- 12.Guaranteed by design.

# 13 RapidIO

This section describes the DC and AC electrical specifications for the RapidIO interface of the MPC8540.

# **13.1 RapidIO DC Electrical Characteristics**

RapidIO driver and receiver DC electrical characteristics are provided in Table 45 and Table 46, respectively.

### Table 45. RapidIO 8/16 LP-LVDS Driver DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V ± 5%.

Characteristic	Symbol	Min	Мах	Unit	Notes
Differential output high voltage	V <sub>OHD</sub>	247	454	mV	1, 2
Differential output low voltage	V <sub>OLD</sub>	-454	-247	mV	1, 2
Differential offset voltage	$\Delta V_{OSD}$	—	50	mV	1,3
Output high common mode voltage	V <sub>OHCM</sub>	1.125	1.375	V	1, 4
Output low common mode voltage	V <sub>OLCM</sub>	1.125	1.375	V	1, 5

MPC8540 Integrated Processor Hardware Specifications, Rev. 4.1

### RapidIO

Figure 35 shows the DC driver signal levels.




Figure 35. DC Driver Signal Levels

# **13.2 RapidIO AC Electrical Specifications**

This section contains the AC electrical specifications for a RapidIO 8/16 LP-LVDS device. The interface defined is a parallel differential low-power high-speed signal interface. Note that the source of the transmit clock on the RapidIO interface is dependent on the settings of the LGPL[0:1] signals at reset. Note that the default setting makes the core complex bus (CCB) clock the source of the transmit clock. See Chapter 4 of the Reference Manual for more details on reset configuration settings.

# **13.3 RapidIO Concepts and Definitions**

This section specifies signals using differential voltages. Figure 36 shows how the signals are defined. The figure shows waveforms for either a transmitter output (TD and TD) or a receiver input (RD and RD). Each signal swings between A volts and B volts where A > B. Using these waveforms, the definitions are as follows:

- The transmitter output and receiver input signals TD, TD, RD, and RD each have a peak-to-peak swing of A-B volts.
- The differential output signal of the transmitter,  $V_{OD}$ , is defined as  $V_{TD} V_{\overline{TD}}$ .
- The differential input signal of the receiver,  $V_{ID}$ , is defined as  $V_{RD} V_{\overline{RD}}$ .
- The differential output signal of the transmitter or input signal of the receiver, ranges from A B volts to -(A B) volts.

#### RapidIO

### 13.3.2 RapidIO Receiver AC Timing Specifications

The RapidIO receiver AC timing specifications are provided in Table 50. A receiver shall comply with the specifications for each data rate/frequency for which operation of the receiver is specified. Unless otherwise specified, these specifications are subject to the following conditions.

- The specifications apply over the supply voltage and ambient temperature ranges specified by the device vendor.
- The specifications apply for any combination of data patterns on the data signals.
- The specifications apply over the receiver common mode and differential input voltage ranges.
- Clock specifications apply only to clock signals.
- Data specifications apply only to data signals (FRAME, D[0:7])

### Table 50. RapidIO Receiver AC Timing Specifications—500 Mbps Data Rate

Characteristic	Symbol	Rai	nge	Unit	Notes
	Symbol	Min	Max	Unit	NOLES
Duty cycle of the clock input	DC	47	53	%	1, 5
Data valid	DV	1080		ps	2
Allowable static skew between any two data inputs within a 8-/9-bit group	t <sub>DPAIR</sub>	—	380	ps	3
Allowable static skew of data inputs to associated clock	t <sub>SKEW,PAIR</sub>	-300	300	ps	4

#### Notes:

1.Measured at  $V_{ID} = 0$  V.

2.Measured using the RapidIO receive mask shown in Figure 40.

3.See Figure 43.

4.See Figure 42 and Figure 43.

5.Guaranteed by design.

### Table 51. RapidIO Receiver AC Timing Specifications—750 Mbps Data Rate

Characteristic	Symbol	Rai	nge	Unit	Notes	
	Symbol	Min	Мах	Unit	Notes	
Duty cycle of the clock input	DC	47	53	%	1, 5	
Data valid	DV	600	_	ps	2	
Allowable static skew between any two data inputs within a 8-/9-bit group	t <sub>DPAIR</sub>	_	400	ps	3	
Allowable static skew of data inputs to associated clock	t <sub>SKEW,PAIR</sub>	-267	267	ps	4	

### Notes:

1.Measured at  $V_{ID} = 0$  V.

2.Measured using the RapidIO receive mask shown in Figure 40.

3.See Figure 43.


4.See Figure 42 and Figure 43.

5.Guaranteed by design.

Package and Pin Listings

# 14.2 Mechanical Dimensions of the MPC8540 FC-PBGA

Figure 44 the mechanical dimensions and bottom surface nomenclature of the MPC8540, 783 FC-PBGA package.





NOTES

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.

### MPC8540 Integrated Processor Hardware Specifications, Rev. 4.1

# 15 Clocking

This section describes the PLL configuration of the MPC8540. Note that the platform clock is identical to the CCB clock.

# 15.1 Clock Ranges

Table 54 provides the clocking specifications for the processor core and Table 55 provides the clocking specifications for the memory bus.

		Maximu	Maximum Processor Core Frequency					
Characteristic	667 MHz		MHz 833 MHz 1 GHz		Unit	Notes		
	Min	Max	Min	Max	Min	Max		
e500 core processor frequency	400	667	400	833	400	1000	MHz	1, 2, 3

**Table 54. Processor Core Clocking Specifications** 

Notes:

1.Caution: The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 15.2, "Platform/System PLL Ratio," and Section 15.3, "e500 Core PLL Ratio," for ratio settings.

2.) The minimum e500 core frequency is based on the minimum platform frequency of 200 MHz.

3.)The 1.0 GHz core frequency is based on a 1.3 V VDD supply voltage.

### Table 55. Memory Bus Clocking Specifications

	Maximum Processor Core Frequency							
Characteristic	667 MHz		833 MHz		1 GHz		Unit	Notes
	Min	Max	Min	Max	Min	Max		
Memory bus frequency	100	166	100	166	100	166	MHz	1, 2, 3

Notes:

Caution: The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 15.2, "Platform/System PLL Ratio," and Section 15.3, "e500 Core PLL Ratio," for ratio settings.

2. The memory bus speed is half of the DDR data rate, hence, half of the platform clock frequency.

3.)The 1.0 GHz core frequency is based on a 1.3 V VDD supply voltage.






Figure 46. MPC8540 Thermal Model

### **16.2.2 Internal Package Conduction Resistance**

For the packaging technology, shown in Table 59, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance






Figure 49. Thermalloy #2328B Heat Sink-to-Ambient Thermal Resistance Versus Airflow Velocity

### 16.2.4.2 Case 2

Every system application has different conditions that the thermal management solution must solve. As an alternate example, assume that the air reaching the component is 85 C with an approach velocity of 1 m/sec. For a maximum junction temperature of 105 C at 7 W, the total thermal resistance of junction to case thermal resistance plus thermal interface material plus heat sink thermal resistance must be less than 2.8 C/W. The value of the junction to case thermal resistance in Table 59 includes the thermal interface resistance of a thin layer of thermal grease as documented in footnote 4 of the table. Assuming that the heat sink is flat enough to allow a thin layer of grease or phase change material, then the heat sink must be less than 2 C/W.

Millennium Electronics (MEI) has tooled a heat sink MTHERM-1051 for this requirement assuming a compactPCI environment at 1 m/sec and a heat sink height of 12 mm. The MEI solution is illustrated in Figure 50 and Figure 51. This design has several significant advantages:

- The heat sink is clipped to a plastic frame attached to the application board with screws or plastic inserts at the corners away from the primary signal routing areas.
- The heat sink clip is designed to apply the force holding the heat sink in place directly above the die at a maximum force of less than 10 lbs.
- For applications with significant vibration requirements, silicone damping material can be applied between the heat sink and plastic frame.





Figure 54. COP Connector Physical Pinout

### 17.8.1 Termination of Unused Signals

If the JTAG interface and COP header will not be used, Freescale recommends the following connections:

- TRST should be tied to HRESET through a 0 k $\Omega$  isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 55. If this is not possible, the isolation resistor will allow future access to TRST in case a JTAG interface may need to be wired onto the system in future debug situations.
- Tie TCK to  $OV_{DD}$  through a 10 k $\Omega$  resistor. This will prevent TCK from changing state and reading incorrect data into the device.
- No connection is required for TDI, TMS, or TDO.

#### System Design Information



#### Notes:


- 1. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 10  $\Omega$  resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- This switch is included as a precaution for BSDL testing. The switch should be open during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed or removed.
- 6. Asserting SRESET causes a machine check interrupt to the e500 core.

#### Figure 55. JTAG Interface Connection

#### MPC8540 Integrated Processor Hardware Specifications, Rev. 4.1

### 19.2 Part Marking

Parts are marked as the example shown in Figure 56.



#### Notes:

MMMMM is the 5-digit mask number.

ATWLYYWWA is the traceability code.

CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States. YWWLAZ is the assembly traceability code.

### Figure 56. Part Marking for FC-PBGA Device