



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Core Processor                  | PowerPC e500  |
| Number of Cores/Bus Width       | 1 Core, 32-Bit  |
| Speed                           | 533MHz  |
| Co-Processors/DSP               | -   |
| RAM Controllers                 | DDR, SDRAM  |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | -   |
| Ethernet                        | 10/100Mbps (1), 10/100/1000Mbps (2)   |
| SATA                            | -   |
| USB                             | -   |
| Voltage - I/O                   | 2.5V, 3.3V  |
| Operating Temperature           | 0°C ~ 105°C (TA)  |
| Security Features               | -   |
| Package / Case                  | 783-BFBGA, FCBGA  |
| Supplier Device Package         | 783-FCPBGA (29x29)  |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8540vt533jb">https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8540vt533jb</a> |

- 256 Kbyte L2 cache/SRAM
  - Can be configured as follows
    - Full cache mode (256-Kbyte cache).
    - Full memory-mapped SRAM mode (256-Kbyte SRAM mapped as a single 256-Kbyte block or two 128-Kbyte blocks)
    - Half SRAM and half cache mode (128-Kbyte cache and 128-Kbyte memory-mapped SRAM)
  - Full ECC support on 64-bit boundary in both cache and SRAM modes
  - Cache mode supports instruction caching, data caching, or both
  - External masters can force data to be allocated into the cache through programmed memory ranges or special transaction types (stashing)
  - Eight-way set-associative cache organization (1024 sets of 32-byte cache lines)
  - Supports locking the entire cache or selected lines. Individual line locks are set and cleared through Book E instructions or by externally mastered transactions
  - Global locking and flash clearing done through writes to L2 configuration registers
  - Instruction and data locks can be flash cleared separately
  - Read and write buffering for internal bus accesses
  - SRAM features include the following:
    - I/O devices access SRAM regions by marking transactions as snoopable (global)
    - Regions can reside at any aligned location in the memory map
    - Byte accessible ECC is protected using read-modify-write transactions accesses for smaller than cache-line accesses.
- Address translation and mapping unit (ATMU)
  - Eight local access windows define mapping within local 32-bit address space
  - Inbound and outbound ATMUs map to larger external address spaces
    - Three inbound windows plus a configuration window on PCI/PCI-X
    - Four inbound windows plus a default and configuration window on RapidIO
    - Four outbound windows plus default translation for PCI
    - Eight outbound windows plus default translation for RapidIO
- DDR memory controller
  - Programmable timing supporting DDR-1 SDRAM
  - 64-bit data interface, up to 333-MHz data rate
  - Four banks of memory supported, each up to 1 Gbyte
  - DRAM chip configurations from 64 Mbits to 1 Gbit with x8/x16 data ports
  - Full ECC support
  - Page mode support (up to 16 simultaneous open pages)
  - Contiguous or discontinuous memory mapping

- Interrupts can be routed to the e500 core's standard or critical interrupt inputs
- Interrupt summary registers allow fast identification of interrupt source
- I<sup>2</sup>C controller
  - Two-wire interface
  - Multiple master support
  - Master or slave I<sup>2</sup>C mode support
  - On-chip digital filtering rejects spikes on the bus
- Boot sequencer
  - Optionally loads configuration data from serial ROM at reset via the I<sup>2</sup>C interface
  - Can be used to initialize configuration registers and/or memory
  - Supports extended I<sup>2</sup>C addressing mode
  - Data integrity checked with preamble signature and CRC
- DUART
  - Two 4-wire interfaces (SIN, SOUT,  $\overline{\text{RTS}}$ ,  $\overline{\text{CTS}}$ )
  - Programming model compatible with the original 16450 UART and the PC16550D
- 10/100 fast Ethernet controller (FEC)
  - Operates at 10 to 100 megabits per second (Mbps) as a device debug and maintenance port
- Local bus controller (LBC)
  - Multiplexed 32-bit address and data operating at up to 166 MHz
  - Eight chip selects support eight external slaves
  - Up to eight-beat burst transfers
  - The 32-, 16-, and 8-bit port sizes are controlled by an on-chip memory controller
  - Three protocol engines available on a per chip select basis:
    - General purpose chip select machine (GPCM)
    - Three user programmable machines (UPMs)
    - Dedicated single data rate SDRAM controller
  - Parity support
  - Default boot ROM chip select with configurable bus width (8-, 16-, or 32-bit)
- Two three-speed (10/100/1Gb) Ethernet controllers (TSECs)
  - Dual IEEE 802.3, 802.3u, 802.3x, 802.3z, 802.3ac, 802.3ab compliant controllers
  - Support for different Ethernet physical interfaces:
    - 10/100/1Gb Mbps IEEE 802.3 GMII
    - 10/100 Mbps IEEE 802.3 MII
    - 10 Mbps IEEE 802.3 MII
    - 1000 Mbps IEEE 802.3z TBI
    - 10/100/1Gb Mbps RGMII/RTBI
  - Full- and half-duplex support

## 2.1.2 Power Sequencing

The MPC8540 requires its power rails to be applied in a specific sequence in order to ensure proper device operation. These requirements are as follows for power up:

1.  $V_{DD}$ ,  $AV_{DD}$
2.  $GV_{DD}$ ,  $LV_{DD}$ ,  $OV_{DD}$  (I/O supplies)

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90 percent of their value before the voltage rails on the current step reach 10 percent of theirs.

### NOTE

If the items on line 2 must precede items on line 1, please ensure that the delay will not exceed 500 ms and the power sequence is not done greater than once per day in production environment.

### NOTE

From a system standpoint, if the I/O power supplies ramp prior to the  $V_{DD}$  core supply, the I/Os on the MPC8540 may drive a logic one or zero during power-up.

## 2.1.3 Recommended Operating Conditions

Table 2 provides the recommended operating conditions for the MPC8540. Note that the values in Table 2 are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

**Table 2. Recommended Operating Conditions**

| Characteristic   | Symbol    | Recommended Value                        | Unit |
|--|-----------|--|------|
| Core supply voltage<br>For devices rated at 667 and 833 MHz<br>For devices rated at 1 GHz  | $V_{DD}$  | 1.2 V $\pm$ 60 mV<br>1.3 V $\pm$ 50 mV   | V    |
| PLL supply voltage<br>For devices rated at 667 and 833 MHz<br>For devices rated at 1 GHz   | $AV_{DD}$ | 1.2 V $\pm$ 60 mV<br>1.3 V $\pm$ 50 mV   | V    |
| DDR DRAM I/O voltage   | $GV_{DD}$ | 2.5 V $\pm$ 125 mV                       | V    |
| Three-speed Ethernet I/O voltage   | $LV_{DD}$ | 3.3 V $\pm$ 165 mV<br>2.5 V $\pm$ 125 mV | V    |
| PCI/PCI-X, local bus, RapidIO, 10/100 Ethernet, MII management, DUART, system control and power management, I <sup>2</sup> C, and JTAG I/O voltage | $OV_{DD}$ | 3.3 V $\pm$ 165 mV                       | V    |

### 3 Power Characteristics

The estimated power dissipation on the  $V_{DD}$  supply for the MPC8540 is shown in [Table 4](#).

**Table 4. MPC8540  $V_{DD}$  Power Dissipation** <sup>1,2</sup>

| CCB Frequency (MHz) | Core Frequency (MHz) | Typical Power <sup>3,4</sup> | Maximum Power <sup>5</sup> | Unit |
|---------------------|----------------------|------------------------------|----------------------------|------|
| 200                 | 400                  | 4.6                          | 7.2                        | W    |
|                     | 500                  | 4.9                          | 7.5                        |      |
|                     | 600                  | 5.3                          | 7.9                        |      |
| 267                 | 533                  | 5.5                          | 8.2                        | W    |
|                     | 667                  | 5.9                          | 8.7                        |      |
|                     | 800                  | 6.4                          | 10.2                       |      |
| 333                 | 667                  | 6.3                          | 9.3                        | W    |
|                     | 833                  | 6.9                          | 10.9                       |      |
|                     | 1000 <sup>6</sup>    | 11.3                         | 15.9                       |      |

**Notes:**

1. The values do not include I/O supply power ( $OV_{DD}$ ,  $LV_{DD}$ ,  $GV_{DD}$ ) or  $AV_{DD}$ .
2. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, air flow, power dissipation of other components on the board, and board thermal resistance. Any customer design must take these considerations into account to ensure the maximum 105 °C junction temperature is not exceeded on this device.
3. Typical Power is based on a nominal voltage of  $V_{DD} = 1.2$  V, a nominal process, a junction temperature of  $T_j = 105$  °C, and a Dhrystone 2.1 benchmark application.
4. Thermal solutions will likely need to design to a number higher than Typical Power based on the end application,  $T_A$  target, and I/O power.
5. Maximum power is based on a nominal voltage of  $V_{DD} = 1.2$  V, worst case process, a junction temperature of  $T_j = 105$  °C, and an artificial smoke test.
6. The nominal recommended  $V_{DD}$  is 1.3 V for this speed grade.

The estimated power dissipation on the  $AV_{DD}$  supplies for the MPC8540 PLLs is shown in [Table 5](#).

**Table 5. MPC8540  $AV_{DD}$  Power Dissipation**

| $AV_{DDn}$ | Typical <sup>1</sup> | Unit |
|------------|----------------------|------|
| $AV_{DD1}$ | 0.007                | W    |
| $AV_{DD2}$ | 0.014                | W    |

**Notes:**

1.  $V_{DD} = 1.2$  V (1.3 V for 1.0 GHz device),  $T_j = 105$ °C

**Table 16. DDR SDRAM Output AC Timing Specifications–DLL Mode (continued)**


At recommended operating conditions with  $GV_{DD}$  of  $2.5\text{ V} \pm 5\%$ .

| Parameter         | Symbol <sup>1</sup> | Min | Max | Unit | Notes |
|-------------------|---------------------|-----|-----|------|-------|
| MDQS epilogue end | $t_{DDSHME}$        | 1.5 | 4.0 | ns   | 7, 8  |

**Notes:**

- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (OX or DX). For example,  $t_{DDKH0V}$  symbolizes DDR timing (DD) for the time  $t_{MCK}$  memory clock reference (K) goes from the high (H) state until outputs (O) are valid (V) or output valid time. Also,  $t_{DDKLDX}$  symbolizes DDR timing (DD) for the time  $t_{MCK}$  memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- All MCK/ $\overline{MCK}$  referenced measurements are made from the crossing of the two signals  $\pm 0.1\text{ V}$ .
- Maximum possible clock skew between a clock MCK[n] and its relative inverse clock  $\overline{MCK}[n]$ , or between a clock MCK[n] and a relative clock MCK[m] or MSYNC\_OUT. Skew measured between complementary signals at  $GV_{DD}/2$ .
- ADDR/CMD includes all DDR SDRAM output signals except MCK/ $\overline{MCK}$  and MDQ/MECC/MDM/MDQS.
- Note that  $t_{DDSHMH}$  follows the symbol conventions described in note 1. For example,  $t_{DDSHMH}$  describes the DDR timing (DD) from the rising edge of the MSYNC\_IN clock (SH) until the MDQS signal is valid (MH).  $t_{DDSHMH}$  can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. These controls allow the relationship between the synchronous clock control timing and the source-synchronous QDS domain to be modified by the user. For best turnaround times, these may need to be set to delay  $t_{DDSHMH}$  an additional  $0.25t_{MCK}$ . This will also affect  $t_{DDSHMP}$  and  $t_{DDSHME}$  accordingly. See the *MPC8540 PowerQUICC III Integrated Host Processor Reference Manual* for a description and understanding of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the MPC8540.
- All outputs are referenced to the rising edge of MSYNC\_IN (S) at the pins of the MPC8540. Note that  $t_{DDSHMP}$  follows the symbol conventions described in note 1. For example,  $t_{DDSHMP}$  describes the DDR timing (DD) from the rising edge of the MSYNC\_IN clock (SH) for the duration of the MDQS signal precharge period (MP).
- Guaranteed by design.
- Guaranteed by characterization.

Figure 5 provides the AC test load for the DDR bus.

**Figure 5. DDR AC Test Load****Table 17. DDR SDRAM Measurement Conditions**

| Symbol    | DDR                          | Unit | Notes |
|-----------|------------------------------|------|-------|
| $V_{TH}$  | $MV_{REF} \pm 0.31\text{ V}$ | V    | 1     |
| $V_{OUT}$ | $0.5 \times GV_{DD}$         | V    | 2     |

**Notes:**

- Data input threshold measurement point.
- Data output measurement point.



Table 37. Local Bus General Timing Parameters—DLL Bypassed (continued)

| Parameter  | POR Configuration             | Symbol <sup>1</sup> | Min | Max | Unit | Notes |
|--|-------------------------------|---------------------|-----|-----|------|-------|
| Local bus clock to output high impedance for LAD/LDP | TSEC2_TXD[6:5] = 00           | $t_{LBKLOZ2}$       | —   | 0.2 | ns   | 7     |
|  | TSEC2_TXD[6:5] = 11 (default) |                     |     | 1.5 |      |       |

## Notes:

- The symbols used for timing specifications herein follow the pattern of  $t_{(\text{First two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{First two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{LBIXKH1}$  symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the  $t_{LBK}$  clock reference (K) goes high (H), in this case for clock one(1). Also,  $t_{LBKHGX}$  symbolizes local bus timing (LB) for the  $t_{LBK}$  clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
- All timings are in reference to local bus clock for DLL bypass mode. Timings may be negative with respect to the local bus clock because the actual launch and capture of signals is done with the internal launch/capture clock, which precedes LCLK by  $t_{LBKHKT}$ .
- Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at  $OV_{DD}/2$ .
- All signals are measured from  $OV_{DD}/2$  of the rising edge of local bus clock for DLL bypass mode to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.
- Input timings are measured at the pin.
- The value of  $t_{LBOTOT}$  is defined as the sum of 1/2 or 1 ccb\_clk cycle as programmed by LBCR[AHD], and the number of local bus buffer delays used as programmed at power-on reset with configuration pins TSEC2\_TXD[6:5].
- For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- Guaranteed by characterization.
- Guaranteed by design.

Figure 18 provides the AC test load for the local bus.




Figure 18. Local Bus AC Test Load

Figure 35 shows the DC driver signal levels.




Figure 35. DC Driver Signal Levels

## 13.2 RapidIO AC Electrical Specifications


This section contains the AC electrical specifications for a RapidIO 8/16 LP-LVDS device. The interface defined is a parallel differential low-power high-speed signal interface. Note that the source of the transmit clock on the RapidIO interface is dependent on the settings of the LGPL[0:1] signals at reset. Note that the default setting makes the core complex bus (CCB) clock the source of the transmit clock. See Chapter 4 of the Reference Manual for more details on reset configuration settings.

## 13.3 RapidIO Concepts and Definitions

This section specifies signals using differential voltages. Figure 36 shows how the signals are defined. The figure shows waveforms for either a transmitter output (TD and  $\overline{TD}$ ) or a receiver input (RD and  $\overline{RD}$ ). Each signal swings between A volts and B volts where  $A > B$ . Using these waveforms, the definitions are as follows:

- The transmitter output and receiver input signals TD,  $\overline{TD}$ , RD, and  $\overline{RD}$  each have a peak-to-peak swing of A-B volts.
- The differential output signal of the transmitter,  $V_{OD}$ , is defined as  $V_{TD} - V_{\overline{TD}}$ .
- The differential input signal of the receiver,  $V_{ID}$ , is defined as  $V_{RD} - V_{\overline{RD}}$ .
- The differential output signal of the transmitter or input signal of the receiver, ranges from A – B volts to – (A – B) volts.

- The peak differential signal of the transmitter output or receiver input, is  $A - B$  volts.
- The peak-to-peak differential signal of the transmitter output or receiver input, is  $2 \times (A - B)$  volts.



**Figure 36. Differential Peak-to-Peak Voltage of Transmitter or Receiver**

To illustrate these definitions using numerical values, consider the case where a LVDS transmitter has a common mode voltage of 1.2 V and each signal has a swing that goes between 1.4 and 1.0 V. Using these values, the peak-to-peak voltage swing of the signals TD,  $\overline{\text{TD}}$ , RD, and  $\overline{\text{RD}}$  is 400 mV. The differential signal ranges between 400 and  $-400$  mV. The peak differential signal is 400 mV, and the peak-to-peak differential signal is 800 mV.

A timing edge is the zero-crossing of a differential signal. Each skew timing parameter on a parallel bus is synchronously measured on two signals relative to each other in the same cycle, such as data to data, data to clock, or clock to clock. A skew timing parameter may be relative to the edge of a signal or to the middle of two sequential edges.


Static skew represents the timing difference between signals that does not vary over time regardless of system activity or data pattern. Path length differences are a primary source of static skew.

Dynamic skew represents the amount of timing difference between signals that is dependent on the activity of other signals and varies over time. Crosstalk between signals is a source of dynamic skew.

Eye diagrams and compliance masks are a useful way to visualize and specify driver and receiver performance. This technique is used in several serial bus specifications. An example compliance mask is shown in [Figure 37](#). The key difference in the application of this technique for a parallel bus is that the data is source synchronous to its bus clock while serial data is referenced to its embedded clock. Eye diagrams reveal the quality (cleanness, openness, goodness) of a driver output or receiver input. An advantage of using an eye diagram and a compliance mask is that it allows specifying the quality of a signal without requiring separate specifications for effects such as rise time, duty cycle distortion, data dependent dynamic skew, random dynamic skew, etc. This allows the individual semiconductor manufacturer maximum flexibility to trade off various performance criteria while keeping the system performance constant.

In using the eye pattern and compliance mask approach, the quality of the signal is specified by the compliance mask. The mask specifies the maximum permissible magnitude of the signal and the minimum permissible eye opening. The eye diagram for the signal under test is generated according to the specification. Compliance is determined by whether the compliance mask can be positioned over the eye diagram such that the eye pattern falls entirely within the unshaded portion of the mask.

Serial specifications have clock encoded with the data, but the LP-LVDS physical layer defined by RapidIO is a source synchronous parallel port so additional specifications to include effects that are not found in serial links are required. Specifications for the effect of bit to bit timing differences caused by static skew have been added and the eye diagrams specified are measured relative to the associated clock in order to include clock to data effects. With the transmit output (or receiver input) eye diagram, the user can determine if the transmitter output (or receiver input) is compliant with an oscilloscope with the appropriate software.



**Figure 37. Example Compliance Mask**

Y = minimum data valid amplitude

Z = maximum amplitude

1 UI = 1 unit interval = 1/baud rate

X1 = end of zero crossing region

X2 = beginning of data valid window

DV = data valid window =  $1 - 2 \times X2$

The waveform of the signal under test must fall within the unshaded area of the mask to be compliant. Different masks are used for the driver output and the receiver input allowing each to be separately specified.

### 13.3.1 RapidIO Driver AC Timing Specifications

Driver AC timing specifications are provided in [Table 47](#), [Table 48](#), and [Table 49](#). A driver shall comply with the specifications for each data rate/frequency for which operation of the driver is specified. Unless otherwise specified, these specifications are subject to the following conditions.

- The specifications apply over the supply voltage and ambient temperature ranges specified by the device vendor.
- The specifications apply for any combination of data patterns on the data signals.
- The output of a driver shall be connected to a  $100 \Omega, \pm 1\%$ , differential (bridged) resistive load.
- Clock specifications apply only to clock signals.
- Data specifications apply only to data signals (FRAME, D[0:7]).

**Table 47. RapidIO Driver AC Timing Specifications—500 Mbps Data Rate**

| Characteristic                   | Symbol    | Range |      | Unit | Notes |
|----------------------------------|-----------|-------|------|------|-------|
|                                  |           | Min   | Max  |      |       |
| Differential output high voltage | $V_{OHD}$ | 200   | 540  | mV   | 1     |
| Differential output low voltage  | $V_{OLD}$ | -540  | -200 | mV   | 1     |

enough that increasing the length of the sequence does not cause the resulting eye pattern to change from one that complies with the RapidIO receive mask to one that does not comply with the mask. The data carried by any given data signal in the interface may not be correlated with the data carried by any other data signal in the interface. The zero-crossings of the clock associated with a data signal shall be used as the timing reference for aligning the multiple recordings of the data signal when the recordings are overlaid.

While the method used to make the recordings and overlay them to form the eye pattern is not specified, the method used shall be demonstrably equivalent to the following method. The signal under test is repeatedly recorded with a digital oscilloscope in infinite persistence mode. Each recording is triggered by a zero-crossing of the clock associated with the data signal under test. Roughly half of the recordings are triggered by positive-going clock zero-crossings and roughly half are triggered by negative-going clock zero-crossings. Each recording is at least 1.9 UI in length (to ensure that at least one complete eye is formed) and begins 0.5 UI before the trigger point (0.5 UI before the associated clock zero-crossing). Depending on the length of the individual recordings used to generate the eye pattern, one or more complete eyes will be formed. Regardless of the number of eyes, the eye whose center is immediately to the right of the trigger point is the eye used for compliance testing.

An example of an eye pattern generated using the above method with recordings 3 UI in length is shown in Figure 41. In this example, there is no skew between the signal under test and the associated clock used to trigger the recordings. If skew was present, the eye pattern would be shifted to the left or right relative to the oscilloscope trigger point.




Figure 41. Example Receiver Input Eye Pattern

# 14.2 Mechanical Dimensions of the MPC8540 FC-PBGA

Figure 44 the mechanical dimensions and bottom surface nomenclature of the MPC8540, 783 FC-PBGA package.




Figure 44. Mechanical Dimensions and Bottom Surface Nomenclature of the MPC8540 FC-PBGA

## NOTES

1. All dimensions are in millimeters.
2. Dimensions and tolerances per ASME Y14.5M-1994.

Table 53. MPC8540 Pinout Listing (continued)

| Signal   | Package Pin Number                           | Pin Type | Power Supply            | Notes   |
|--|--|----------|-------------------------|---------|
| $\overline{\text{LCS6}}/\text{DMA\_DACK2}$                                 | P27  | O        | $\text{OV}_{\text{DD}}$ | 1       |
| $\overline{\text{LCS7}}/\text{DMA\_DDONE2}$                                | P28  | O        | $\text{OV}_{\text{DD}}$ | 1       |
| LDP[0:3]   | AA27, AA28, T26, P21                         | I/O      | $\text{OV}_{\text{DD}}$ |         |
| LGPL0/LSDA10   | U19  | O        | $\text{OV}_{\text{DD}}$ | 5, 9    |
| LGPL1/ $\overline{\text{LSDWE}}$   | U22  | O        | $\text{OV}_{\text{DD}}$ | 5, 9    |
| LGPL2/ $\overline{\text{LOE}}/\overline{\text{LSDRAS}}$                    | V28  | O        | $\text{OV}_{\text{DD}}$ | 8, 9    |
| LGPL3/ $\overline{\text{LSDCAS}}$  | V27  | O        | $\text{OV}_{\text{DD}}$ | 5, 9    |
| LGPL4/ $\overline{\text{LGTA}}/\text{LUPWAIT}/\text{LPBSE}$                | V23  | I/O      | $\text{OV}_{\text{DD}}$ | 22      |
| LGPL5  | V22  | O        | $\text{OV}_{\text{DD}}$ | 5, 9    |
| LSYNC_IN   | T27  | I        | $\text{OV}_{\text{DD}}$ |         |
| LSYNC_OUT  | T28  | O        | $\text{OV}_{\text{DD}}$ |         |
| $\overline{\text{LWE}}[0:1]/\text{LSDDQM}[0:1]/\overline{\text{LBS}}[0:1]$ | AB28, AB27                                   | O        | $\text{OV}_{\text{DD}}$ | 1, 5, 9 |
| $\overline{\text{LWE}}[2:3]/\text{LSDDQM}[2:3]/\overline{\text{LBS}}[2:3]$ | T23, P24                                     | O        | $\text{OV}_{\text{DD}}$ | 1, 5, 9 |
| <b>DMA</b>   |  |          |                         |         |
| $\overline{\text{DMA\_DREQ}}[0:1]$   | H5, G4                                       | I        | $\text{OV}_{\text{DD}}$ |         |
| $\overline{\text{DMA\_DACK}}[0:1]$   | H6, G5                                       | O        | $\text{OV}_{\text{DD}}$ |         |
| $\overline{\text{DMA\_DDONE}}[0:1]$  | H7, G6                                       | O        | $\text{OV}_{\text{DD}}$ |         |
| <b>DUART</b>   |  |          |                         |         |
| UART_SIN[0:1]  | AE2, AD5                                     | I        | $\text{OV}_{\text{DD}}$ |         |
| UART_SOUT[0:1]   | AE3, AD2                                     | O        | $\text{OV}_{\text{DD}}$ |         |
| $\overline{\text{UART\_CTS}}[0:1]$   | U9, U7                                       | I        | $\text{OV}_{\text{DD}}$ |         |
| $\overline{\text{UART\_RTS}}[0:1]$   | AD6, AD1                                     | O        | $\text{OV}_{\text{DD}}$ |         |
| <b>Programmable Interrupt Controller</b>                                   |  |          |                         |         |
| $\overline{\text{MCP}}$  | AG17   | I        | $\text{OV}_{\text{DD}}$ |         |
| $\overline{\text{UDE}}$  | AG16   | I        | $\text{OV}_{\text{DD}}$ |         |
| IRQ[0:7]   | AA18, Y18, AB18, AG24, AA21, Y19, AA19, AG25 | I        | $\text{OV}_{\text{DD}}$ |         |
| IRQ8   | AB20   | I        | $\text{OV}_{\text{DD}}$ | 9       |
| IRQ9/ $\overline{\text{DMA\_DREQ3}}$                                       | Y20  | I        | $\text{OV}_{\text{DD}}$ | 1       |
| IRQ10/ $\overline{\text{DMA\_DACK3}}$                                      | AF26   | I/O      | $\text{OV}_{\text{DD}}$ | 1       |
| IRQ11/ $\overline{\text{DMA\_DDONE3}}$                                     | AH24   | I/O      | $\text{OV}_{\text{DD}}$ | 1       |

## 15.4 Frequency Options

Table 58 shows the expected frequency values for the platform frequency when using a CCB to SYSCLK ratio in comparison to the memory bus speed.

**Table 58. Frequency Options with Respect to Memory Bus Speeds**

| CCB to SYSCLK Ratio | SYSCLK (MHz)                 |     |       |       |       |     |     |     |        |
|---------------------|------------------------------|-----|-------|-------|-------|-----|-----|-----|--------|
|                     | 16.67                        | 25  | 33.33 | 41.63 | 66.67 | 83  | 100 | 111 | 133.33 |
|                     | Platform/CCB Frequency (MHz) |     |       |       |       |     |     |     |        |
| 2                   |                              |     |       |       |       |     | 200 | 222 | 267    |
| 3                   |                              |     |       |       | 200   | 250 | 300 | 333 |        |
| 4                   |                              |     |       |       | 267   | 333 |     |     |        |
| 5                   |                              |     |       | 208   | 333   |     |     |     |        |
| 6                   |                              |     | 200   | 250   |       |     |     |     |        |
| 8                   |                              | 200 | 267   | 333   |       |     |     |     |        |
| 9                   |                              | 225 | 300   |       |       |     |     |     |        |
| 10                  |                              | 250 | 333   |       |       |     |     |     |        |
| 12                  | 200                          | 300 |       |       |       |     |     |     |        |
| 16                  | 267                          |     |       |       |       |     |     |     |        |

## 16 Thermal

This section describes the thermal specifications of the MPC8540.

### 16.1 Thermal Characteristics

Table 59 provides the package thermal characteristics for the MPC8540.

**Table 59. Package Thermal Characteristics**

| Characteristic  | Symbol            | Value | Unit | Notes |
|---|-------------------|-------|------|-------|
| Junction-to-ambient Natural Convection on four layer board (2s2p)       | R <sub>θJMA</sub> | 16    | °C/W | 1, 2  |
| Junction-to-ambient (@100 ft/min or 0.5 m/s) on four layer board (2s2p) | R <sub>θJMA</sub> | 14    | °C/W | 1, 2  |
| Junction-to-ambient (@200 ft/min or 1 m/s) on four layer board (2s2p)   | R <sub>θJMA</sub> | 12    | •C/W | 1, 2  |
| Junction-to-board thermal   | R <sub>θJB</sub>  | 7.5   | •C/W | 3     |

| Conductivity  | Value | Unit      |
|---|-------|-----------|
| <b>Lid<br/>(12 × 14 × 1 mm)</b>                                     |       |           |
| $k_x$   | 360   | W/(m × K) |
| $k_y$   | 360   |           |
| $k_z$   | 360   |           |
| <b>Lid Adhesive—Collapsed resistance<br/>(10 × 12 × 0.050 mm)</b>   |       |           |
| $k_x$   | 1     |           |
| $k_y$   | 1     |           |
| $k_z$   | 1     |           |
| <b>Die<br/>(10 × 12 × 0.76 mm)</b>                                  |       |           |
| <b>Bump/Underfill—Collapsed resistance<br/>(10 × 12 × 0.070 mm)</b> |       |           |
| $k_x$   | 0.6   |           |
| $k_y$   | 0.6   |           |
| $k_z$   | 1.9   |           |
| <b>Substrate and Solder Balls<br/>(29 × 29 × 1.47 mm)</b>           |       |           |
| $k_x$   | 10.2  |           |
| $k_y$   | 10.2  |           |
| $k_z$   | 1.6   |           |





Figure 46. MPC8540 Thermal Model

## 16.2.2 Internal Package Conduction Resistance

For the packaging technology, shown in [Table 59](#), the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance



**Figure 48. Thermal Performance of Select Thermal Interface Materials**

The system board designer can choose between several types of thermal interface. There are several commercially-available thermal interfaces provided by the following vendors:

|   |              |
|---|--------------|
| Chomerics, Inc.<br>77 Dragon Ct.<br>Woburn, MA 01888-4014<br>Internet: <a href="http://www.chomerics.com">www.chomerics.com</a>   | 781-935-4850 |
| Dow-Corning Corporation<br>Dow-Corning Electronic Materials<br>2200 W. Salzburg Rd.<br>Midland, MI 48686-0997<br>Internet: <a href="http://www.dowcorning.com">www.dowcorning.com</a> | 800-248-2481 |
| Shin-Etsu MicroSi, Inc.<br>10028 S. 51st St.<br>Phoenix, AZ 85044<br>Internet: <a href="http://www.microsi.com">www.microsi.com</a>   | 888-642-7674 |
| The Bergquist Company<br>18930 West 78 <sup>th</sup> St.<br>Chanhassen, MN 55317<br>Internet: <a href="http://www.bergquistcompany.com">www.bergquistcompany.com</a>                  | 800-347-4572 |




Figure 49. Thermalloy #2328B Heat Sink-to-Ambient Thermal Resistance Versus Airflow Velocity

#### 16.2.4.2 Case 2

Every system application has different conditions that the thermal management solution must solve. As an alternate example, assume that the air reaching the component is 85 °C with an approach velocity of 1 m/sec. For a maximum junction temperature of 105 °C at 7 W, the total thermal resistance of junction to case thermal resistance plus thermal interface material plus heat sink thermal resistance must be less than 2.8 °C/W. The value of the junction to case thermal resistance in [Table 59](#) includes the thermal interface resistance of a thin layer of thermal grease as documented in footnote 4 of the table. Assuming that the heat sink is flat enough to allow a thin layer of grease or phase change material, then the heat sink must be less than 2 °C/W.

Millennium Electronics (MEI) has tooled a heat sink M THERM-1051 for this requirement assuming a compact PCI environment at 1 m/sec and a heat sink height of 12 mm. The MEI solution is illustrated in [Figure 50](#) and [Figure 51](#). This design has several significant advantages:

- The heat sink is clipped to a plastic frame attached to the application board with screws or plastic inserts at the corners away from the primary signal routing areas.
- The heat sink clip is designed to apply the force holding the heat sink in place directly above the die at a maximum force of less than 10 lbs.
- For applications with significant vibration requirements, silicone damping material can be applied between the heat sink and plastic frame.

## 17.8 JTAG Configuration Signals

Boundary-scan testing is enabled through the JTAG interface signals. The  $\overline{\text{TRST}}$  signal is optional in the IEEE Std 1149.1 specification, but is provided on all processors that implement the Power Architecture. The device requires  $\overline{\text{TRST}}$  to be asserted during reset conditions to ensure the JTAG boundary logic does not interfere with normal chip operation. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, generally systems will assert  $\overline{\text{TRST}}$  during the power-on reset flow. Simply tying  $\overline{\text{TRST}}$  to  $\overline{\text{HRESET}}$  is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP) function.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert  $\overline{\text{HRESET}}$  or  $\overline{\text{TRST}}$  in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in [Figure 54](#) allows the COP port to independently assert  $\overline{\text{HRESET}}$  or  $\overline{\text{TRST}}$ , while ensuring that the target can drive  $\overline{\text{HRESET}}$  as well.

The COP interface has a standard header, shown in [Figure 54](#), for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; consequently, many different pin numbers have been observed from emulator vendors. Some are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom, while still others number the pins counter clockwise from pin 1 (as with an IC). Regardless of the numbering, the signal placement recommended in [Figure 54](#) is common to all known emulators.



## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or  
+1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku  
Tokyo 153-0064  
Japan  
0120 191014 or  
+81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor  
Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
+1-800 441-2447 or  
+1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product is a PowerPC microprocessor. The PowerPC name is a trademark of IBM Corp. and is used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2004-2007. All rights reserved.

Document Number: MPC8540EC

Rev. 4.1  
07/2007

