# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details


Product Status	Active
Core Processor	-
Core Size	8-Bit
Speed	12MHz
Connectivity	SIO, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	19
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-SOP (0.236", 6.00mm Width)
Supplier Device Package	24-MFPSJ
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/lc87f2g08aussoptlm-e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


# Package Dimensions

unit : mm (typ) 3287



# Package Dimensions

unit : mm (typ) 3112B



### ■Minimum Bus Cycle

- 83.3ns (12MHz at V<sub>DD</sub>=2.7V to 5.5V)
- 100ns (10MHz at V<sub>DD</sub>=2.2V to 5.5V)
- 250ns (4MHz at V<sub>DD</sub>=1.8V to 5.5V)
  - Note: The bus cycle time here refers to the ROM read speed.


Minimum Instruction Cycle Time

- 250ns (12MHz at V<sub>DD</sub>=2.7V to 5.5V)
- 300ns (10MHz at V<sub>DD</sub>=2.2V to 5.5V)
- 750ns (4MHz at V<sub>DD</sub>=1.8V to 5.5V)

# **Package Dimensions**

unit : mm (typ) 3322A

(Build-to-order)



### ■Ports

- Normal withstand voltage I/O ports Ports I/O direction can be designated in 1-bit units Ports I/O direction can be designated in 4-bit units
- Dedicated oscillator ports/input ports
- Reset pin
- Power pins

11 (P1n, P20, P21, P70) 8 (P0n) 2 (CF1/XT1, CF2/XT2) 1 (RES) 2 (VSS1, VDD1)

- ■Timers
  - Timer 0: 16-bit timer/counter with a capture register.
    - Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)  $\times$  2 channels Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)
    - + 8-bit counter (with an 8-bit capture register)
    - Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)
    - Mode 3: 16-bit counter (with a 16-bit capture register)
  - Timer 1: 16-bit timer/counter that supports PWM/toggle outputs
    - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/
      - counter with an 8-bit prescaler (with toggle outputs)
    - Mode 1: 8-bit PWM with an 8-bit prescaler  $\times$  2 channels
    - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)
      - (toggle outputs also possible from the lower-order 8 bits)
    - Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)
      - (The lower-order 8 bits can be used as PWM)
  - Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
  - Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
  - Base timer
    - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
    - 2) Interrupts are programmable in 5 different time schemes
- ■High-Speed Clock Counter
  - Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
  - Can generate output real time.
- ■SIO
  - SIO0: 8-bit Synchronous serial interface
    - 1) LSB first/MSB first mode selectable
    - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle=4/3tCYC)
  - SIO1: 8-bit asynchronous/synchronous serial interface
  - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks) Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates) Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks) Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)

### ■UART

- Full Duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2 bits in continuous data transmission)
- Built-in baudrate generator
- **AD** Converter: 12 bits/8 bits  $\times$  8 channels
  - 12 bits/8 bits AD converter resolution selectable

Remote Control Receiver Circuit (sharing pins with P15, SCK1, INT3, and T0IN)

• Noise rejection function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)

### Clock Output Function

- Can generate clock outputs with a frequency of 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 of the source clock selected as the system clock.
- Can generate the source clock for the subclock

### ■Watchdog Timer

- External RC watchdog timer
- Interrupt and reset signals selectable

### ■Interrupts

- 18 sources, 10 vector addresses
  - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
  - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INTO
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/base timer
5	00023H	H or L	тон
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/T6/T7
10	0004BH	H or L	Port 0

• Priority levels X > H > L

• Of interrupts of the same level, the one with the smallest vector address takes precedence.

Subroutine Stack Levels: 128levels (The stack is allocated in RAM.)

### ■High-speed Multiplication/Division Instructions

- 16 bits  $\times$  8 bits (5 tCYC execution time)
- 24 bits  $\times$  16 bits (12 tCYC execution time)
- 16 bits  $\div$  8 bits (8 tCYC execution time)
- 24 bits ÷ 16 bits (12 tCYC execution time)

### ■Oscillation Circuits

<ul> <li>Internal oscillation circuits</li> </ul>	
Low-speed RC oscillation circuit :	For system clock (100kHz)
Medium-speed RC oscillation circuit :	For system clock (1MHz)
Multifrequency RC oscillation circuit :	For system clock (8MHz)
<ul> <li>External oscillation circuits</li> </ul>	
Hi-speed CF oscillation circuit:	For system clock, with internal

For system clock, with internal Rf

Low speed crystal oscillation circuit: For low-speed system clock, with internal Rf

- 1) The CF and crystal oscillation circuits share the same pins. The active circuit is selected under program control.
- 2) Both the CF and crystal oscillator circuits stop operation on a system reset. When the reset is released, only the CF oscillation circuit resumes operation.

System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2µs, 2.4µs, 4.8µs, 9.6µs, 19.2µs, 38.4µs, and 76.8µs (at a main clock rate of 10MHz).

### ■Internal Reset Function

- Power-on reset (POR) function
  - 1) POR reset is generated only at power-on time.
- 2) The POR release level can be selected from 8 levels (1.67V, 1.97V, 2.07V, 2.37V, 2.57V, 2.87V, 3.86V, and 4.35V) through option configuration.
- Low-voltage detection reset (LVD) function
  - 1) LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
  - 2) The use/disuse of the LVD function and the low voltage threshold level (7 levels: 1.91V, 2.01V, 2.31V, 2.51V, 2.81V, 3.79V, 4.28V).

### ■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation. 1) Oscillation is not halted automatically.
- 2) There are three ways of resetting the HALT mode.
  - (1) Setting the reset pin to the low level
  - (2) System resetting by watchdog timer or low-voltage detection
  - (3) Occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
  - 1) The CF, RC, and crystal oscillators automatically stop operation.
  - 2) There are four ways of resetting the HOLD mode.
    - (1) Setting the reset pin to the lower level.
    - (2) System resetting by watchdog timer or low-voltage detection
    - (3) Having an interrupt source established at either INT0, INT1, INT2, INT4
      - \* INT0 and INT1 HOLD mode reset is available only when level detection is set.
    - (4) Having an interrupt source established at port 0.
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
- 1) The CF and RC oscillators automatically stop operation.
- 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
- 3) There are five ways of resetting the X'tal HOLD mode.
  - (1) Setting the reset pin to the low level.
  - (2) System resetting by watchdog timer or low-voltage detection.
  - (3) Having an interrupt source established at either INT0, INT1, INT2, INT4
    - \* INT0 and INT1 HOLD mode reset is available only when level detection is set.
  - (4) Having an interrupt source established at port 0.
  - (5) Having an interrupt source established in the base timer circuit.

Note: Available only when X'tal oscillation is selected.

- ■Onchip Debugger
  - Supports software debugging with the IC mounted on the target board.
  - Two channels of on-chip debugger pins are available to be compatible with small pin count devices. DBGP0 (P0), DBGP1 (P1)
- ■Data Security Function (flash versions only)
  - Protects the program data stored in flash memory from unauthorized read or copy. Note: This data security function does not necessarily provide absolute data security.
- ■Development Tools
  - On-chip debugger: (1) TCB87 type B + LC87D2G08A
    - (2) TCB87 TypeB + LC87F2G08A
    - (3) TCB87 TypeC (3 wire version) + LC87D2G08A
    - (4) TCB87 TypeC (3 wire version) + LC87F2G08A

Note: LC87F2G08A has an On-chip debugger but its function is limited.

### ■Flash ROM Programming Boards

Package	Programming boards
MFP24S(300mil)	W87F2GM
MFP24SJ(300mil)	W87F2GMJ
SSOP24(225mil)	W87F2GS
VCT24(3.5×3.5)	(build-to-order)

### ■Flash ROM Programmer


Maker		Model	Supported version	Device
Flash Support Group, Inc. (FSG)	Single Programmer	AF9708 AF9709/AF9709B/AF9709C (Including Ando Electric Co., Ltd. models)	Rev 02.72 or later	LC87F2H08A
	Gang	AF9723/AF9723B(Main body) (Including Ando Electric Co., Ltd. models)	-	-
	Programmer	AF9833(Unit) (Including Ando Electric Co., Ltd. models)	-	-
Flash Support Group, Inc. (FSG)	In circuit	AF9101/AF9103(Main body) (FSG models)		
+ Our company (Note 1)	In-circuit Programmer	SIB87(Inter Face Driver) (Our company model)	(Note 2)	LC87F2G08A
	Single/Gang Programmer	SKK/SKK Type B (SanyoFWS)	Application Version 1.04 or later	LC87F2G08A
Our company	In-circuit/Gang Programmer	SKK-DBG Type B (SanyoFWS)	Chip Data Version 2.10 or later	LCOTFZGU8A

For information about AF-Series: Flash Support Group, Inc. TEL: +81-53-459-1050 E-mail: sales@j-fsg.co.jp

Note1: On-board-programmer from FSG (AF9101/AF9103) and serial interface driver from Our company (SIB87) together can give a PC-less, standalone on-board-programming capabilities.

Note2: It needs a special programming devices and applications depending on the use of programming environment. Please ask FSG or Our company for the information.

# **Pin Assignment**




MFP24S (300mil) "Lead-free Type" MFP24SJ (300mil) "Lead-/Halogen-free Type" SSOP24 (225mil) "Lead-free Type"

MFP24S/	
MFP24SJ/	NAME
SSOP24	
1	P70/INT0/T0LCP/AN8
2	RES
3	V <sub>SS</sub> 1
4	CF1/XT1
5	CF2/XT2
6	V <sub>DD</sub> 1
7	P10/SO0
8	P11/SI0/SB0
9	P12/SCK0
10	P13/SO1/DBGP12
11	P14/SI1/SB1/DBGP11
12	P15/SCK1/INT3/T0IN/DBGP10

MFP24S/	
MFP24SJ/	NAME
SSOP24	
13	P16/T1PWML/INT2/T0IN
14	P17/T1PWMH/BUZ/INT1/T0HCP
15	P20/UTX/INT4/T1IN
16	P21/URX/INT4/T1IN
17	P00/AN0
18	P01/AN1
19	P02/AN2
20	P03/AN3
21	P04/AN4
22	P05/AN5/CKO/DBGP00
23	P06/AN6/T6O/DBGP01
24	P07/T7O/DBGP02

# System Block Diagram



# **Pin Description**

Pin Name	I/O			Des	cription			Option
V <sub>SS</sub> 1	-	- Power supply	pin					No
V <sub>DD</sub> 1	-	+ Power supply	No					
Port 0 P00 to P07	- I/O	<ul> <li>8-bit I/O port</li> <li>I/O specifiable</li> </ul>	e in 4-bit units ors can be turned oput ot input clock output oggle output	on and off in 4-	bit units.			Yes
		P00(AN0) to F	P06(AN6): AD cor	nverter input				
Port 1 P10 to P17	I/O	<ul> <li>8-bit I/O port</li> <li>I/O specifiable</li> <li>Pull-up resiste</li> <li>Pin functions</li> <li>P10: SIO0 dat</li> <li>P11: SIO0 dat</li> <li>P12: SIO0 clo</li> <li>P13: SIO1 dat</li> <li>P14: SIO1 dat</li> <li>P15: SIO1 clo</li> <li>P16: Timer 1F</li> <li>input</li> <li>P17: Timer 1F</li> <li>input</li> <li>P15(DBGP10)</li> </ul>	<ul> <li>I/O specifiable in 1-bit units</li> <li>Pull-up resistors can be turned on and off in 1-bit units.</li> <li>Pin functions</li> <li>P10: SIO0 data output</li> <li>P11: SIO0 data input/bus I/O</li> <li>P12: SIO0 clock I/O</li> <li>P13: SIO1 data output</li> <li>P14: SIO1 data input / bus I/O</li> <li>P15: SIO1 clock I/O / INT3 input (with noise filter) / timer 0 event input / timer 0H capture input</li> <li>P16: Timer 1PWML output / INT2 input/HOLD reset input/timer 0 event input / timer 0H capture</li> <li>P17: Timer 1PWMH output / beeper output / INT1 input / HOLD reset input / timer 0H capture</li> </ul>					
		INT2 INT3	enable enable	enable enable	enable enable	disable disable	disable disable	
Port 2 P20 to P21	I/O	Pin functions P20: UART tra P21: UART re P20 to P21: IN	ors can be turned ansmit ceive IT4 input / HOLD H capture input pwledge types	reset input / tin				Yes
			Rising	Falling	Falling	H level	L level	
		INT4	enable	enable	enable	disable	disable	1

Continued on next page.

Pin Name	I/O			Des	cription			Option
Port 7 P70	I/O	<ul> <li>1-bit I/O port</li> <li>I/O specifiable</li> <li>Pull-up resistor</li> <li>Pin functions</li> </ul>		on and off in 1-	bit units.			
		P70: INT0 input / HOLD reset input / timer 0L capture input / watchdog timer output P70(AN8): AD converter input Interrupt acknowledge types						
			Rising	Falling	Rising & Falling	H level	L level	
		INT0	enable	enable	disable	enable	enable	
RES	I/O	External reset in	out / internal res	et output				No
CF1/XT1	I	<ul> <li>Ceramic resona</li> <li>Pin function General-purpos</li> </ul>		Hz crystal oscilla	tor input pin			No
CF2/XT2	I/O	Ceramic resona     Pin function     General-purpos		Hz crystal oscilla	tor output pin			No

# **Port Output Types**

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

Port Name	Option selected in units of	Option type	Output type	Pull-up resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	Nch-open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P20 to P21	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable

Note 1: The control of the presence or absence of the programmable pull-up resistors for port 0 and the switching between low-and high-impedance pull-up connection is exercised in nibble (4-bit) units (P00 to 03 or P04 to 07).

### Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS}1 = 0V$

	Parameter	eter Symbol Pin/Remarks Conditions						cation	-
				Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
	iximum supply tage	V <sub>DD</sub> max	V <sub>DD</sub> 1			-0.3		+6.5	
Inp	out voltage	VI	CF1, CF2			-0.3		V <sub>DD</sub> +0.3	V
	out/output tage	VIO	Ports 0, 1, 2, P70			-0.3		V <sub>DD</sub> +0.3	
Jt	Peak output current	IOPH	Ports 0, 1, 2	CMOS output select Per 1 applicable pin		-10			
High level output current	Mean output current (Note 1-1)	IOMH	Ports 0, 1, 2	CMOS output select Per 1 applicable pin		-7.5			
velo	Total output	ΣIOAH(1)	P10 to P14	Total of all applicable pins		-20			
High le	current	ΣIOAH(2)	Ports 0, 2 P15 to P17	Total of all applicable pins		-20			
		ΣIOAH(3)	Ports 0, 1, 2	Total of all applicable pins		-25			
	Peak output current	IOPL(1)	P02 to P07 Ports 1, 2	Per 1 applicable pin				20	
		IOPL(2)	P00, P01	Per 1 applicable pin				30	m/
t		IOPL(3)	P70	Per 1 applicable pin				10	
Low level output current	Mean output current	IOML(1)	P02 to P07 Ports 1, 2	Per 1 applicable pin				15	
utbri	(Note 1-1)	IOML(2)	P00, P01	Per 1 applicable pin				20	
el o		IOML(3)	P70	Per 1 applicable pin				7.5	
v lev	Total output	ΣIOAL(1)	P10 to P14	Total of all applicable pins				50	
Lo	current	ΣIOAL(2)	Port 0, 2, P15 to P17	Total of all applicable pins				60	
		ΣIOAL(3)	Ports 0, 1, 2	Total of all applicable pins				70	
		ΣIOAL(4)	P70	Total of all applicable pins				7.5	
	wer ssipation	Pd max(1)	MFP24S(300mil)	Ta=-40 to +85°C Package only				129	
DR		Pd max(2)	-	Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)				229	
		Pd max(3)	MFP24SJ(300mil)	Ta=-40 to +85°C Package only				171	
		Pd max(4)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)				393	۳۷
		Pd max(5)	SSOP24(225mil)	Ta=-40 to +85°C Package only				111	
	Pd max(6)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)				334		
		Pd max(7)	VCT24(3.5×3.5)	Ta=-40 to +85°C Package only				T.B.D	
		Pd max(8)		Ta=-40 to +85°C Package with thermal resistance board				T.B.D	
	erating ambient nperature	Topr				-40		+85	°C
	orage ambient nperature	Tstg				-55	_	+125	- (
		1	1	-					

Note 1-1: The mean output current is a mean value measured over 100ms.

Note 1-2: SEMI standards thermal resistance board (size: 76.1×114.3×1.6tmm, glass epoxy) is used.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Doromotor	Symbol	Pin/Remarks	Conditions			Specifica	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High level input current	I <sub>IH</sub> (1)	Ports 0, 1, 2, P70, RES	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	1.8 to 5.5			1	
	I <sub>IH</sub> (2)	CF1	V <sub>IN</sub> =V <sub>DD</sub>	1.8 to 5.5			15	
Low level input current	I <sub>IL</sub> (1)	Ports 0, 1, 2, P70, RES	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	1.8 to 5.5	-1			μA
	I <sub>IL</sub> (2)	CF1	V <sub>IN</sub> =V <sub>SS</sub>	1.8 to 5.5	-15			
High level output	V <sub>OH</sub> (1)	Ports 0, 1, 2	I <sub>OH</sub> =-1mA	4.5 to 5.5	V <sub>DD</sub> -1			
voltage	V <sub>OH</sub> (2)		I <sub>OH</sub> =-0.35mA	2.7 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (3)		I <sub>OH</sub> =-0.15mA	1.8 to 5.5	V <sub>DD</sub> -0.4			
Low level output	V <sub>OL</sub> (1)	Ports 0, 1, 2	I <sub>OL</sub> =10mA	4.5 to 5.5			1.5	
voltage	V <sub>OL</sub> (2)		I <sub>OL</sub> =1.4mA	2.7 to 5.5			0.4	
	V <sub>OL</sub> (3)		I <sub>OL</sub> =0.8mA	1.8 to 5.5			0.4	V
	V <sub>OL</sub> (4)	P70	I <sub>OL</sub> =1.4mA	2.7 to 5.5			0.4	
	V <sub>OL</sub> (5)		I <sub>OL</sub> =0.8mA	1.8 to 5.5			0.4	
	V <sub>OL</sub> (6)	P00, P01	I <sub>OL</sub> =25mA	4.5 to 5.5			1.5	
	V <sub>OL</sub> (7)		I <sub>OL</sub> =4mA	2.7 to 5.5			0.4	
	V <sub>OL</sub> (8)		I <sub>OL</sub> =2mA	1.8 to 5.5			0.4	
Pull-up resistance	Rpu(1)	Ports 0, 1, 2 P70	V <sub>OH</sub> =0.9V <sub>DD</sub> When Port 0 selected	4.5 to 5.5	15	35	80	
	Rpu(2)	170	low-impedance pull-up.	1.8 to 4.5	18	50	230	
	Rpu(3)	Port 0	V <sub>OH</sub> =0.9V <sub>DD</sub> When Port 0 selected high-impedance pull-up.	1.8 to 5.5	100	210	400	kΩ
Hysteresis voltage	VHYS(1)	Ports 1, 2, P70,		2.7 to 5.5		0.1V <sub>DD</sub>		
	VHYS(2)	RES		1.8 to 2.7		0.07V <sub>DD</sub>		V
Pin capacitance	СР	All pins	For pins other than that under test: VIN=VSS f=1MHz Ta=25°C	1.8 to 5.5		10		pF

### Serial I/O Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = 0V$

# 1. SIO0 Serial I/O Characteristics (Note 4-1-1)

		Parameter	Cumbal	Pin/	Conditions			Speci	fication	
	ŀ	Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	• See Fig. 5.		2			
	Input clock	Low level pulse width	tSCKL(1)			1.8 to 5.5	1			101/0
Serial clock	· · · · · · · · · · · · · · · · · · ·	0	tSCKH(1)				1			tCYC
erial	k	Frequency	tSCK(2)	SCK0(P12)	<ul> <li>CMOS output selected</li> </ul>		4/3			
S	Output clock	Low level pulse width	tSCKL(2)		• See Fig. 5.	1.8 to 5.5		1/2		10.01
	Outp	High level pulse width	tSCKH(2)				1/2			tSCK
Serial input	Data setup time		tsDI(1)	SB0(P11), SI0(P11)	<ul> <li>Must be specified with respect to rising edge of</li> </ul>	1.04-55	0.05			
Serial	Da	ta hold time	thDI(1)		SIOCLK. • See Fig. 5.	1.8 to 5.5	0.05			
	Input clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-2)				(1/3)tCYC +0.08	
Serial output	Inpu		tdD0(2)		Synchronous 8-bit mode (Note 4-1-2)	1.8 to 5.5			1tCYC +0.08	μs
Serial	Output clock		tdD0(3)		(Note 4-1-2)	1.6 (0 5.5			(1/3)tCYC +0.08	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 5.

### 2. SIO1 Serial I/O Characteristics (Note 4-2-1)

		Damanatan	Question	Pin/	O an ditiana			Spec	ification	
	I	Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
	×	Frequency	tSCK(3)	SCK1(P15)	See Fig. 5.		2			
	Input clock	Low level pulse width	tSCKL(3)			1.8 to 5.5	1			
Serial clock	In	High level pulse width	tSCKH(3)	tSCK(4) SCK1(P15) • CMOS output selected • See Fig. 5.			1			tCYC
Serial	ock	Frequency	tSCK(4)				2			
	Output clock	Low level pulse width	vidth vel tSCKH(4)			1.8 to 5.5	1/2			tSCK
	õ	High level pulse width					1/2			ISCK
Serial input	Da	ata setup time	tsDI(2)	SB1(P14), SI1(P14)	<ul> <li>Must be specified with respect to rising edge of SIOCLK.</li> <li>See Fig. 5.</li> </ul>	1.8 to 5.5	0.05			
Serial	Da	ata hold time	thDI(2)			1.8 to 5.5	0.05			
Serial output	Output delay time		tdD0(4)	SO1(P13), SB1(P14)	<ul> <li>Must be specified with respect to falling edge of SIOCLK.</li> <li>Must be specified as the time to the beginning of output state change in open drain output mode.</li> <li>See Fig. 5.</li> </ul>	1.8 to 5.5			(1/3)tCYC +0.08	μs

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

Deservator	Quarte el	Dia (De se este	O an dition of			Speci	fication	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P17), INT2(P16), INT4(P20 to P21)	<ul> <li>Interrupt source flag can be set.</li> <li>Event inputs for timer 0 or 1 are enabled.</li> </ul>	1.8 to 5.5	1			
	tPIH(2)       INT3(P15) when noise       • Interrupt source flag can be set.         tPIL(2)       filter time constant is       • Event inputs for timer 0 are       1         1/1       enabled.		1.8 to 5.5	2			tCYC	
	tPIH(3) tPIL(3)	INT3(P15) when noise filter time constant is 1/32			64			
	tPIH(4) tPIL(4)	INT3(P15) when noise filter time constant is 1/128	<ul> <li>Interrupt source flag can be set.</li> <li>Event inputs for timer 0 are enabled.</li> </ul>	1.8 to 5.5	256			
	tPIL(5)	RES	Resetting is enabled.	1.8 to 5.5	200			μs

### **Power-on Reset (POR) Characteristics** at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = 0V$

						Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
POR release	PORRL		Select from option.	1.67V	1.55	1.67	1.79	
voltage			(Note 7-1)	1.97V	1.85	1.97	2.09	
				2.07V	1.95	2.07	2.19	
				2.37V	2.25	2.37	2.49	
				2.57V	2.45	2.57	2.69	
				2.87V	2.75	2.87	2.99	V
				3.86V	3.73	3.86	3.99	
				4.35V	4.21	4.35	4.49	
Detection voltage unknown state	POUKS		• See Fig. 7. (Note 7-2)			0.7	0.95	
Power supply rise time	PORIS		Power supply rise time from 0V to 1.6V.				100	ms

Note7-1: The POR release level can be selected out of 8 levels only when the LVD reset function is disabled. Note7-2: POR is in an unknown state before transistors start operation.

### Low Voltage Detection Reset (LVD) Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1=0V$

						Specific	ation	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
LVD reset voltage	LVDET		Select from option.	1.91V	1.81	1.91	2.01	
(Note 8-2)			(Note 8-1)	2.01V	1.91	2.01	2.11	
			(Note 8-3) • See Fig. 8.	2.31V	2.21	2.31	2.41	
			• See Fig. 6.	2.51V	2.41	2.51	2.61	V
				2.81V	2.71	2.81	2.91	
				3.79V	3.69	3.79	3.89	
				4.28V	4.18	4.28	4.38	
LVD hysteresys	LVHYS			1.91V		55		
width				2.01V		55		
				2.31V		55		
				2.51V		55		mV
				2.81V		60		
				3.79V		65		
				4.28V		65		
Detection voltage unknown state	LVUKS		• See Fig. 8. (Note 8-4)			0.7	0.95	V
Low voltage detection minimum width (Reply sensitivity)	TLVDW		• LVDET-0.5V • See Fig. 9.		0.2			ms

Note8-1: The LVD reset level can be selected out of 7 levels only when the LVD reset function is enabled.

Note8-2: LVD reset voltage specification values do not include hysteresis voltage.

Note8-3: LVD reset voltage may exceed its specification values when port output state changes and/or when a large current flows through port.

Note8-4: LVD is in an unknown state before transistors start operation.

Parameter	Symbol	Pin/	Conditions			Speci	fication	
Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(10)	V <sub>DD</sub> 1	<ul> <li>FsX'tal=32.768kHz crystal oscillation mode</li> <li>System clock set to 32.768kHz side</li> <li>Internal low speed and medium speed RC</li> </ul>	1.8 to 5.5		38	139	
(Note 9-1) (Note 9-2)			<ul><li>oscillation stopped.</li><li>Frequency variable RC oscillation stopped.</li><li>1/2 frequency division ratio</li></ul>	1.8 to 3.6		15	66	
	IDDOP(11)		FsX'tal=32.768kHz crystal oscillation mode     System clock set to 32.768kHz side	5.0		38	101	μA
			Internal low speed and medium speed RC oscillation stopped.	3.3		15	46	
			<ul> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> <li>Ta=-10 to +50°C</li> </ul>	2.5		9.0	28	
HALT mode consumption current	IDDHALT(1)		HALT mode     FmCF=12MHz ceramic oscillation mode     System clock set to 12MHz side     Internal law aneod and medium append BC	2.7 to 5.5		3.1	5.6	
(Note 9-1) (Note 9-2)			<ul> <li>Internal low speed and medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	2.7 to 3.6		1.6	2.9	
	IDDHALT(2)		HALT mode     CF1=24MHz external clock     System clock set to CF1 side     Internal low speed and medium speed RC	3.0 to 5.5		4.9	8.6	
			<ul> <li>Internation stopped and medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	3.0 to 3.6		2.3	3.8	
	IDDHALT(3)		HALT mode     FmCF=10MHz ceramic oscillation mode     System clock set to 10MHz side	2.2 to 5.5		2.7	5.3	
			<ul> <li>Internal low speed and medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	2.2 to 3.6		1.4	2.6	
	IDDHALT(4)		<ul> <li>HALT mode</li> <li>FmCF=4MHz ceramic oscillation mode</li> <li>System clock set to 4MHz side</li> <li>Internal low speed and medium speed RC</li> </ul>	1.8 to 5.5		1.4	3.5	mA
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	1.8 to 3.6		0.7	1.3	
	IDDHALT(5)		HALT mode     CF oscillation low amplifier size selected.     (CFLAMP=1)     FmCF=4MHz ceramic oscillation mode	2.2 to 5.5		0.7	1.8	
			<ul> <li>System clock set to 4MHz side</li> <li>Internal low speed and medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/4 frequency division ratio</li> </ul>	2.2 to 3.6		0.3	0.7	
	IDDHALT(6)		HALT mode     FsX'tal=32.768kHz crystal oscillation mode     Internal low speed RC oscillation stopped.	1.8 to 5.5		0.4	1.1	
			<ul> <li>System clock set to internal medium speed RC oscillation</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	1.8 to 3.6		0.2	0.5	

Note9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note9-2: The consumption current values do not include operational current of LVD function if not specified.

Continued on next page.

### **F-ROM Programming Characteristics** at $Ta = +10^{\circ}C$ to $+55^{\circ}C$ , $V_{SS}1 = 0V$


Demonstern	Querta de Din /Dansarda		O an dition a	_	Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Onboard programming current	IDDFW(1)	V <sub>DD</sub> 1	Only current of the Flash block.	2.2 to 5.5		5	10	mA	
Programming	tFW(1)		Erasing time	0.045.5.5		20	30	ms	
time	tFW(2)		<ul> <li>Programming time</li> </ul>	2.2 to 5.5		40	60	μs	

### UART (Full Duplex) Operating Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = 0V$


Parameter	Ourschal	Pin/Remarks	Oraditions			Specifi	cation	
	Symbol		Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Transfer rate	UBR	UTX(P20)		1.8 to 5.5	16/3		8192/3	tCYC
		URX(P21)		1.0 10 5.5	10/3		0192/3	

Data length:7/8/9 bits (LSB first)Stop bits:1 bit (2-bit in continuous data transmission)Parity bits:None

### Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data=55H)



### Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data=55H)



## **Characteristics of a Sample Main System Clock Oscillation Circuit**

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator • CF oscillation normal amplifier size selected (CFLAMP=0)

Nominal	Туре	Oscillator Name		Circui	t Constant		Operating	Oscillation Stabilization Time		
Frequency	Туре		C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Voltage Range [V]	typ [ms]	max [ms]	Remarks
12MHz	SMD	CSTCE12M0G52-R0	(10)	(10)	Open	1.0k	2.7 to 5.5	0.1	0.5	
	0145		(4.0)	(4.0)	Open	680	2.2 to 3.6	0.1	0.5	
10MHz	SMD	CSTCE10M0G52-R0	(10)	(10)	Open	1.0k	2.3 to 5.5	0.1	0.5	
	LEAD	CSTLS10M0G53-B0	(15)	(15)	Open	1.0k	2.5 to 5.5	0.1	0.5	
	SMD	CSTCE8M00G52-R0	(10)	(10)	Open	1.5k	2.2 to 5.5	0.1	0.5	
8MHz			(4.5)	(4.5)	Open	1.0k	2.2 to 3.6	0.1	0.5	lateral 01 00
	LEAD	CSTLS8M00G53-B0	(15)	(15)	Open	1.5k	2.4 to 5.5	0.1	0.5	Internal C1, C2
	SMD	CSTCR6M00G53-R0	(15)	(15)	Open	2.2k	2.2 to 5.5	0.1	0.5	
6MHz	LEAD	CSTLS6M00G53-B0	(15)	(15)	Open	2.2k	2.2 to 5.5	0.1	0.5	
	SMD		(15)	(15)	Open	1.5k	1.8 to 2.7	0.2	0.6	
4MHz	SIVID	CSTCR4M00G53-R0	(15)	(15)	Open	3.3k	1.9 to 5.5	0.2	0.6	
	LEAD	CSTLS4M00G53-B0	(15)	(15)	Open	3.3k	1.9 to 5.5	0.2	0.6	

• CF oscillation low amplifier size selected (CFLAMP=1)

Nominal Frequency	Туре	Oscillator Name	Circuit Constant				Operating Voltage	Oscillation Stabilization Time		<b>D</b>
			C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Range [V]	typ [ms]	max [ms]	Remarks
4MHz	SMD	CSTCR4M00G53-R0	(15)	(15)	Open	1.0k	2.3 to 2.7	0.2	0.6	Internal C1,C2
					Open	2.2k	2.5 to 5.5	0.2	0.6	
		CSTCR4M00G53095-R0	(15)	(15)	Open	1.0k	2.1 to 2.7	0.2	0.7	
	LEAD	CSTLS4M00G53-B0	(15)	(15)	Open	1.0k	2.3 to 2.7	0.2	0.6	
					Open	2.2k	2.5 to 5.5	0.2	0.6	
		CSTLS4M00G53095-B0	(15)	(15)	Open	1.0k	2.1 to 2.7	0.2	0.7	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after  $V_{DD}$  goes above the operating voltage lower limit (see Figure 3).




Figure 4 Reset Circuit




Figure 5 Serial I/O Output Waveforms




Figure 6 Pulse Input Timing Signal Waveform




Figure 7 Waveform observed when only POR is used (LVD not used) (RESET pin: Pull-up resistor R<sub>RES</sub> only)

- The POR function generates a reset only when power is turned on starting at the VSS level.
- No stable reset will be generated if power is turned on again when the power level does not go down to the VSS level as shown in (a). If such a case is anticipated, use the LVD function together with the POR function or implement an external reset circuit.
- A reset is generated only when the power level goes down to the VSS level as shown in (b) and power is turned on again after this condition continues for 100µs or longer.




Figure 8 Waveform observed when both POR and LVD functions are used (RESET pin: Pull-up resistor  $R_{RES}$  only)

- Resets are generated both when power is turned on and when the power level lowers.
- A hysteresis width (LVHYS) is provided to prevent the repetitions of reset release and entry cycles near the detection level.




Figure 9 Low voltage detection minimum width (Example of momentary power loss/Voltage variation waveform)

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal