

in man

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 14x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1937-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16(L)F1934/6/7

FIGURE 6-3:	RESET START-UP SEQUENCE
VDD Internal POR	
Power-Up Timer	
MCLR	
Internal RESET	
	Oscillator Modes – – – – – – – – – – – – – – – – – – –
External Crystal	∢ Tost▶
Oscillator Start-Up Timer	
Oscillator	
Fosc	
Internal Oscillator	
Oscillator	
Fosc	
External Clock (EC)	
CLKIN	
Fosc _	

7.6.6 PIR2 REGISTER

The PIR2 register contains the interrupt flag bits, as shown in Register 7-6.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-6: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0		
OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF		CCP2IF		
bit 7 bit 0									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	OSFIF: Oscillator Fail Interrupt Flag
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 6	C2IF: Comparator C2 Interrupt Flag
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 5	C1IF: Comparator C1 Interrupt Flag
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 4	EEIF: EEPROM Write Completion Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 3	BCLIF: MSSP Bus Collision Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 2	LCDIF: LCD Module Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 1	Unimplemented: Read as '0'
bit 0	CCP2IF: CCP2 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending

11.4 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.
- 8. Repeat steps 6 and 7 as many times as required to reprogram the erased row.

11.5 User ID, Device ID and **Configuration Word Access**

Instead of accessing program memory or EEPROM data memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the EECON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 11-2.

When read access is initiated on an address outside the parameters listed in Table 11-2, the EEDATH:EEDATL register pair is cleared.

			(0.00 =)
Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No

TABLE 11-2: USER ID. DEVICE ID AND CONFIGURATION WORD ACCESS (CEGS = 1)

EXAMPLE 11-3: CONFIGURATION WORD AND DEVICE ID ACCESS

This code block will read 1 word of program memory at the memory address:

```
PROG_ADDR_LO (must be 00h-08h) data will be returned in the variables;
```

PROG_DATA_HI, PROG_DATA_LO

BANKSEL	EEADRL	;	Select correct Bank
MOVLW	PROG_ADDR_LO	;	
MOVWF	EEADRL	;	Store LSB of address
CLRF	EEADRH	;	Clear MSB of address
BSF	EECON1,CFGS	;	Select Configuration Space
BCF	INTCON,GIE	;	Disable interrupts
BSF	EECON1,RD	;	Initiate read
NOP		;	Executed (See Figure 11-1)
NOP		;	Ignored (See Figure 11-1)
BSF	INTCON, GIE	;	Restore interrupts
MOVF	EEDATL,W	;	Get LSB of word
MOVWF	PROG_DATA_LO	;	Store in user location
MOVF	EEDATH,W	;	Get MSB of word
MOVWF	PROG_DATA_HI	;	Store in user location

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
APFCON	—	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	131	
CCPxCON	PxM	<1:0>	DCxB	DCxB<1:0>		CCPxM<3:0>				
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	142	
LCDCON	LCDEN	SLPEN	WERR	—	CS<	1:0>	LMUX	<1:0>	329	
LCDSE0	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	333	
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	333	
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	142	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	301	
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM<3:0>				287	
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	286	
T1CON	TMR1C	S<1:0>	T1CKPS<1:0>		T10SCEN	T1SYNC	_	TMR10N	203	
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	300	
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	142	

|--|

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	—		ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	139
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	98
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	152
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	152
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	152
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	138

 TABLE 13-1:
 SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Interrupt-on-Change.

15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- · ADC voltage reference selection
- ADC conversion clock source
- · Interrupt control
- Result formatting

15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 12.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined
	as a digital input may cause the input buf-
	fer to conduct excess current.

15.1.2 CHANNEL SELECTION

There are 17 channel selections available:

- AN<13:0> pins
- · Temperature Indicator
- DAC Output
- FVR (Fixed Voltage Reference) Output

Refer to Section 16.0 "Temperature Indicator Module", Section 17.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 15.2 "ADC Operation"** for more information.

15.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- Vdd
- FVR 2.048V
- FVR 4.096V (Not available on LF devices)

The ADNREF bits of the ADCON1 register provides control of the negative voltage reference. The negative voltage reference can be:

- VREF- pin
- Vss

See **Section 14.0** "Fixed Voltage Reference (FVR)" for more details on the fixed voltage reference.

15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- · Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in the applicable Electrical Specifications Chapter for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

TABLE 15-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

ADC Clock P	eriod (TAD)	Device Frequency (Fosc) Device Frequency (Fosc)							
ADC Clock Source	ADCS<2:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz		
Fosc/2	000	62.5ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs		
Fosc/4	100	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs		
Fosc/8	001	0.5 μs ⁽²⁾	400 ns ⁽²⁾	0.5 μs ⁽²⁾	1.0 μs	2.0 μs	8.0 μs ⁽³⁾		
Fosc/16	101	800 ns	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽³⁾		
Fosc/32	010	1.0 μs	1.6 μs	2.0 μs	4.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽³⁾		
Fosc/64	110	2.0 μs	3.2 μs	4.0 μs	8.0 μs ⁽³⁾	16.0 μs ⁽³⁾	64.0 μs ⁽³⁾		
FRC	x11	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)		

Legend: Shaded cells are outside of recommended range.

Note 1: The FRC source has a typical TAD time of 1.6 μ s for VDD.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.

FIGURE 15-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES

<u>Icy - Tad</u>	TAD1	TAD2	TAD3	TAD4	TAD5	TAD6	TAD7	TAD8	TAD9	TAD10	TAD11		
	۱ ۱	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0		
C	Convers	sion sta	arts										
Holding	g capac	citor is	discon	nected	from a	nalog i	nput (t	ypically	/ 100 n	s)			
Set GO	hit												
00100	DIL				C	n tha f		a cycle					
ADRESH:ADRESL is loaded, GO bit is cleared,													
					A	DIF bit	is set,	holding	g capa	citor is	connec	ted to ana	log inp

17.4 Low-Power Voltage State

In order for the DAC module to consume the least amount of power, one of the two voltage reference input sources to the resistor ladder must be disconnected. Either the positive voltage source, (VSOURCE+), or the negative voltage source, (VSOURCE-) can be disabled.

The negative voltage source is disabled by setting the DACLPS bit in the DACCON0 register. Clearing the DACLPS bit in the DACCON0 register disables the positive voltage source.

17.4.1 OUTPUT CLAMPED TO POSITIVE VOLTAGE SOURCE

The DAC output voltage can be set to VSOURCE+ with the least amount of power consumption by performing the following:

- · Clearing the DACEN bit in the DACCON0 register.
- Setting the DACLPS bit in the DACCON0 register.
- Configuring the DACPSS bits to the proper positive source.
- Configuring the DACR<4:0> bits to '11111' in the DACCON1 register.

This is also the method used to output the voltage level from the FVR to an output pin. See **Section 17.5 "Operation During Sleep"** for more information.

Reference Figure 17-3 for output clamping examples.

17.4.2 OUTPUT CLAMPED TO NEGATIVE VOLTAGE SOURCE

The DAC output voltage can be set to VSOURCE- with the least amount of power consumption by performing the following:

- · Clearing the DACEN bit in the DACCON0 register.
- Clearing the DACLPS bit in the DACCON0 register.
- Configuring the DACNSS bits to the proper negative source.
- Configuring the DACR<4:0> bits to '00000' in the DACCON1 register.

This allows the comparator to detect a zero-crossing while not consuming additional current through the DAC module.

Reference Figure 17-3 for output clamping examples.

FIGURE 17-3: OUTPUT VOLTAGE CLAMPING EXAMPLES



17.5 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

17.6 Effects of a Reset

A device Reset affects the following:

- DAC is disabled.
- DAC output voltage is removed from the DACOUT pin.
- The DACR<4:0> range select bits are cleared.
- © 2008-2011 Microchip Technology Inc.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	—	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	139
CCP1CON	P1M·	<1:0>	DC1B	<1:0>		CCP1N	1<3:0>		234
CCP2CON	P2M·	<1:0>	DC2B	<1:0>		CCP2N	1<3:0>		234
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	98
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	99
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	102
TMR1H	Holding Regi	ster for the M	ost Significan	t Byte of the	16-bit TMR1 F	Register			199*
TMR1L	Holding Regi	ster for the Le	ast Significar	nt Byte of the	16-bit TMR1	Register			199*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	138
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	142
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	203
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS<1:0>		204

TABLE 21-5:	SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1
-------------	---

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module.

* Page provides register information.

23.4.2 FULL-BRIDGE MODE

In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 23-10.

In the Forward mode, pin CCPx/PxA is driven to its active state, pin PxD is modulated, while PxB and PxC will be driven to their inactive state as shown in Figure 23-11.

In the Reverse mode, PxC is driven to its active state, pin PxB is modulated, while PxA and PxD will be driven to their inactive state as shown Figure 23-11.

PxA, PxB, PxC and PxD outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the PxA, PxB, PxC and PxD pins as outputs.

FIGURE 23-10: EXAMPLE OF FULL-BRIDGE APPLICATION



R/W-0/0	R/W-0/0	R/C-0/0	U-0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1
LCDEN	SLPEN	WERR	_	CS<	:1:0>	> LMUX<1:0>	
bit 7						•	bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimplem	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkno	wn	-n/n = Value a	t POR and BOI	R/Value at all of	ther Resets
'1' = Bit is set		'0' = Bit is clear	ed	C = Only clear	rable bit		
bit 7	LCDEN: LCD 1 = LCD Driv 0 = LCD Driv) Driver Enable b er module is ena er module is disa	it bled bled				
bit 6	SLPEN: LCD 1 = LCD Driv 0 = LCD Driv	Driver Enable in er module is disa er module is ena	Sleep Mode bled in Slee bled in Slee	e bit p mode p mode			
bit 5	WERR: LCD 1 = LCDDAT software 0 = No LCD v	Write Failed Erro An register writt) write error	er bit en while the	e WA bit of the	e LCDPS regis	ter = 0 (must	be cleared in
bit 4	Unimplemen	ted: Read as '0'					
bit 3-2 bit 1-0	CS<1:0>: Clo 00 = Fosc/25 01 = T1OSC 1x = LFINTO LMUX<1:0>:	ock Source Selec 56 (Timer1) SC (31 kHz) Commons Selec	t bits t bits				
				Maximum N	lumber of Pixel	S	
	LMUX<1:0>	Multiplex	PIC	16(L)F1936	PIC16(L)F1934/7	Bias
	00	Static (COM0)		16		24	Static
	01	1/2 (COM<1:0>)	32		48	1/2 or 1/3
	10	1/3 (COM<2:0>)	48		72	1/2 or 1/3
	11	1/4 (COM<3:0>)	60 ⁽¹⁾		96	1/3

REGISTER 27-1: LCDCON: LIQUID CRYSTAL DISPLAY (LCD) CONTROL REGISTER

Note 1: On these devices, COM3 and SEG15 are shared on one pin, limiting the device from driving 64 pixels.

27.11 Operation During Sleep

The LCD module can operate during Sleep. The selection is controlled by bit SLPEN of the LCDCON register. Setting the SLPEN bit allows the LCD module to go to Sleep. Clearing the SLPEN bit allows the module to continue to operate during Sleep.

If a SLEEP instruction is executed and SLPEN = 1, the LCD module will cease all functions and go into a very low-current Consumption mode. The module will stop operation immediately and drive the minimum LCD voltage on both segment and common lines. Figure 27-20 shows this operation.

The LCD module can be configured to operate during Sleep. The selection is controlled by bit SLPEN of the LCDCON register. Clearing SLPEN and correctly configuring the LCD module clock will allow the LCD module to operate during Sleep. Setting SLPEN and correctly executing the LCD module shutdown will disable the LCD module during Sleep and save power.

If a SLEEP instruction is executed and SLPEN = 1, the LCD module will immediately cease all functions, drive the outputs to Vss and go into a very Low-Current mode. The SLEEP instruction should only be executed after the LCD module has been disabled and the current cycle completed, thus ensuring that there are no DC voltages on the glass. To disable the LCD module, clear the LCDEN bit. The LCD module will complete the disabling process after the current frame, clear the LCDA bit and optionally cause an interrupt.

The steps required to properly enter Sleep with the LCD disabled are:

- Clear LCDEN
- Wait for LCDA = 0 either by polling or by interrupt
- Execute SLEEP

If SLPEN = 0 and SLEEP is executed while the LCD module clock source is FOSC/4, then the LCD module will halt with the pin driving the last LCD voltage pattern. Prolonged exposure to a fixed LCD voltage pattern will cause damage to the LCD glass. To prevent LCD glass damage, either perform the proper LCD module shutdown prior to Sleep, or change the LCD module clock to allow the LCD module to continue operation during Sleep.

If a SLEEP instruction is executed and SLPEN = 0 and the LCD module clock is either T1OSC or LFINTOSC, the module will continue to display the current contents of the LCDDATA registers. While in Sleep, the LCD data cannot be changed. If the LCDIE bit is set, the device will wake from Sleep on the next LCD frame boundary. The LCD module current consumption will not decrease in this mode; however, the overall device power consumption will be lower due to the shutdown of the CPU and other peripherals. Table 27-8 shows the status of the LCD module during a Sleep while using each of the three available clock sources.

Note:	When the LCDEN bit is cleared, the LCD
	module will be disabled at the completion
	of frame. At this time, the port pins will
	revert to digital functionality. To minimize
	power consumption due to floating digital
	inputs, the LCD pins should be driven low
	using the PORT and TRIS registers.

If a SLEEP instruction is executed and SLPEN = 0, the module will continue to display the current contents of the LCDDATA registers. To allow the module to continue operation while in Sleep, the clock source must be either the LFINTOSC or T1OSC external oscillator. While in Sleep, the LCD data cannot be changed. The LCD module current consumption will not decrease in this mode; however, the overall consumption of the device will be lower due to shut down of the core and other peripheral functions.

Table 27-8 shows the status of the LCD module during Sleep while using each of the three available clock sources:

TABLE 27-8:	LCD MODULE STATUS
	DURING SLEEP

Clock Source	SLPEN	Operational During Sleep
T1080	0	Yes
11030	1	No
	0	Yes
LEINTOSC	1	No
Eosc/4	0	No
FU30/4	1	No

Note:	The LFINTOSC or external T10	SC
	oscillator must be used to operate	the
	LCD module during Sleep.	

If LCD interrupts are being generated (Type-B waveform with a multiplex mode not static) and LCDIE = 1, the device will awaken from Sleep on the next frame boundary.

30.7 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

Т			
F	Frequency	т	Time
Lowerc	case letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

FIGURE 30-5: LOAD CONDITIONS



TABLE 30-8: PIC16(L)F1934/6/7 A/D CONVERTER (ADC) CHARACTERISTICS:

Standard Operating Conditions (unless otherwise stated) Operating temperature Tested at 25°C									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
AD01	NR	Resolution	_		10	bit			
AD02	EIL	Integral Error			±1.7	LSb	VREF = 3.0V		
AD03	Edl	Differential Error	_		±1	LSb	No missing codes VREF = 3.0V		
AD04	Eoff	Offset Error			±2.5	LSb	VREF = 3.0V		
AD05	Egn	Gain Error	_		±2.0	LSb	VREF = 3.0V		
AD06	Vref	Reference Voltage ⁽³⁾	1.8		Vdd	V	VREF = (VREF+ minus VREF-) (Note 5)		
AD07	VAIN	Full-Scale Range	Vss		VREF	V			
AD08	ZAIN	Recommended Impedance of Analog Voltage Source	_	—	10	kΩ	Can go higher if external 0.01µF capacitor is present on input pin.		

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: ADC VREF is from external VREF, VDD pin or FVR, whichever is selected as reference input.

4: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

5: FVR voltage selected must be 2.048V or 4.096V.

TABLE 30-9: PIC16(L)F1934/6/7 A/D CONVERSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
AD130*	Tad	A/D Clock Period A/D Internal RC Oscillator Period	1.0 1.0	 2.5	9.0 6.0	μs μs	Tosc-based ADCS<1:0> = 11 (ADRC mode)	
AD131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾		11	—	TAD	Set GO/DONE bit to conversion complete	
AD132*	TACQ	Acquisition Time		5.0	_	μS		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The ADRES register may be read on the following TCY cycle.













PIC16(L)F1934/6/7

FIGURE 31-46: PIC16LF1937 HF INTOSC



FIGURE 31-47: PIC16F1937 HF INTOSC







40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-156A Sheet 1 of 2

40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimens	ion Limits	MIN	NOM	MAX
Number of Pins	N		40	
Pitch	е		0.40 BSC	
Overall Height	A	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.127 REF		
Overall Width	E	5.00 BSC		
Exposed Pad Width	E2	3.60	3.70	3.80
Overall Length	D		5.00 BSC	
Exposed Pad Length	D2	3.60	3.70	3.80
Contact Width	b	0.15	0.20	0.25
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-156A Sheet 2 of 2

PIC16(L)F1934/6/7

Associated Registers	
Bias Voltage Generation	
Clock Source Selection	
Configuring the Module	
Disabling the Module	
Frame Frequency	
Interrupts	
LCDCON Register	
LCDPS Register	
Multiplex Types	
Operation During Sleep	
Pixel Control	
Prescaler	
Segment Enables	
Waveform Generation	
LCDCON Register	330, 331
LCDCST Register	
LCDDATAx Registers	335, 342
LCDPS Register	330, 332
LP Bits	
LCDREF Register	
LCDRL Register	
LCDSEn Registers	
Liquid Crystal Display (LCD) Driver	
Load Conditions	
LSLF	
LSRF	

Μ

Master Synchronous Serial Port. See MSSP	
MCLR	90
Internal	90
Memory Organization	
Data28	3, 31
Program	25
Microchip Internet Web Site	.471
Migrating from other PIC Microcontroller Devices	461
MOVIW	.376
MOVLB	.376
MOVWI	377
MPLAB ASM30 Assembler, Linker, Librarian	.442
MPLAB Integrated Development Environment Software	.441
MPLAB PM3 Device Programmer	.444
MPLAB REAL ICE In-Circuit Emulator System	.443
MPLINK Object Linker/MPLIB Object Librarian	.442
MSSP	.241
SPI Mode	.244
SSPBUF Register	.247
SSPSR Register	.247

0

OPCODE Field Descriptions	
OPTION	
OPTION Register	
OSCCON Register	83
Oscillator	
Associated Registers	
Oscillator Module	69
ECH	
ECL	
ECM	
HS	
INTOSC	69
LP	
RC	
ХТ	

Oscillator Parameters	397
Oscillator Specifications	396
Oscillator Start-up Timer (OST)	
Specifications	401
Oscillator Switching	
Fail-Safe Clock Monitor	81
Two-Speed Clock Start-up	
OSCSTAT Register	
OSCTUNE Register	85

Ρ

Packaging	P1A/P1B/P1C/P1D.See Enhanced Capture/Compare/	222
Marking 445, 446, 447 PDIP Details 448 PCL and PCLATH 24 PCL Register39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52 PCATH Register39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52 PCON Register 40, 93 PIE1 Register 40, 101 PIE2 Register 40, 102 PIE3 Register 40, 101 PIC16(L)F193/1937, 40-pin PDIP 8 PIC16(L)F193/1937, 44-pin QFN 9 PIC16(L)F193/1937, 44-pin QFN 10 PIC16(L)F193/1937, 44-pin TQFP 11 PIC16(L)F193/28-pin QFN/UQFN 6 PIC16(L)F193/28-pin QFN/UQFN 6 PIC16[L)F193/28-Pin SPDIP/SOIC/SSOP 5 Pinout Descriptions 17 PIR2 Register 39, 104 PIR2 Register 39, 104 PIR2 Register 39, 105 PIR3 Register <t< td=""><td>Packaging</td><td>445</td></t<>	Packaging	445
PDIP Details 448 PCL and PCLATH. 24 PCL Register39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52 PCLATH Register39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52 PCON Register 40, 93 PIE1 Register. 40, 101 PIE2 Register 40, 102 PIE3 Register 10 PIC16(L)F1934/1937, 44-pin QFN 9 PIC16(L)F1934/1937, 44-pin QFN 6 PIC16(L)F1934/1937, 44-pin TQFP 11 PIC16(L)F1935(28-pin SPDIP/SOIC/SSOP 5 Pinout Descriptions 17 PIR1 Register 39, 104 PIR2 Register 39, 105 PIR3 Register 136 ANSELA Register 137 Configuration Word w/ PORTA 137 PORTA Register 39, 41 <td< td=""><td>Marking 445 44</td><td>3 447</td></td<>	Marking 445 44	3 447
PCL and PCLATH 24 PCL Register39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52 PCLATH Register39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52 PCON Register 40, 93 PIE1 Register 40, 101 PIE2 Register 40, 102 PIE3 Register 103 Pin Diagram PIC16(L)F1934/1937, 40-pin PDIP. PIC16(L)F1934/1937, 44-pin QFN. 10 PIC16(L)F1934/1937, 44-pin QFN. 10 PIC16(L)F1934/1937, 44-pin QFN. 60 PIC16(L)F1934/1937, 44-pin QFN. 61 PIC16(L)F1934/1937, 44-pin QFN. 61 PIC16(L)F193A/1937, 44-pin QFN. 70 PIC16(L)F193A/1937, 44-pin QFN. 71 PIC16(L)F193C. 71 PIC16(L)F193C. 71	PDIP Details	448
PCL Register39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52 PCLATH Register39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52 PCON Register	PCL and PCLATH	440
PCLATH Register 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52 PCON Register 40, 93 PIE1 Register 40, 101 PIE2 Register 40, 102 PIE3 Register 40, 102 Pin Diagram 91C16(L)F1934/1937, 40-pin PDIP. PIC16(L)F1934/1937, 40-pin QFN. 9 PIC16(L)F1934/1937, 44-pin QFN. 10 PIC16(L)F1934/1937, 44-pin QFP. 11 PIC16(L)F1934/1937, 44-pin QFP. 11 PIC16(L)F1936, 28-pin QFN/UQFN. 6 PIC16(L)F1936, 28-pin QFN/UQFN. 6 PIC16(L)F193X/PIC16LF193X. 17 PIR1 Register 39, 105 PIR3 Register 39, 105 PIR3 Register 106 PORTA 134 ANSELA Register 137 Configuration Word w/ PORTA 137 PORTA Register 138 Additional Pin Functions 399 Weak Pull-up 138 Abditional Pin Functions 138 Abditional Pin Functions 138 PIB/P1C/P1D. See Enhanced Capture/Compare/ 138 Pin Descriptions and Diagrams 139	PCI Register39 40 41 42 43 44 45 46 47 48 49 5	51 52
PCON Register 52 PCON Register 40, 93 PIE1 Register 40, 101 PIE2 Register 40, 102 PIB3 Register 103 Pin Diagram PIC16(L)F1934/1937, 40-pin PDIP PIC16(L)F1934/1937, 44-pin QFN 90 PIC16(L)F1934/1937, 44-pin TQFP 11 PIC16(L)F1936, 28-pin QFN/UQFN 66 PIC16(L)F1936, 28-pin QFN/UQFN 61 PIR1 Register 39, 104 PIR2 Register 39, 104 PIR2 Register 39, 105 PIR3 Register 106 PORTA 134 ANSELA Register 39, 105 PIR3 Register 106 PORTA 134 ANSELA Register 39, 105 PIR3 Register 136 PORTA Register 39, 41 Specifications 399 PORTA Register 138 Additional Pin Functions 138 Weak Pull-up 138 Associated Registers 142 Interrupt-on-Change 138 PIB/P1C/P1D.See Enhanced Capture/Compare/ 138	PCI ATH Register 39 40 41 42 43 44 45 46 47 48 40	9 51
PCON Register 40, 93 PIE1 Register 40, 101 PIE2 Register 40, 102 PIE3 Register 103 Pin Diagram 103 PIC16(L)F1934/1937, 40-pin PDIP 8 PIC16(L)F1934/1937, 44-pin TQFN 10 PIC16(L)F1934/1937, 44-pin TQFP 11 PIC16(L)F1936, 28-pin QFN/UQFN 6 PIC16(L)F1936, 28-pin SPDIP/SOIC/SSOP 5 Pinout Descriptions 17 PIR1 Register 39, 104 PIR2 Register 39, 104 PIR2 Register 39, 105 PIR3 Register 106 PORTA 134 ANSELA Register 134 Associated Registers 137 PORTA Register 399 PORTA Register 138 Additional Pin Functions 399 Weak Pull-up 138 Additional Pin Functions 138 PIB/P1C/P1D. See Enhanced Capture/Compare/ PWM4 (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 143 Associated Registers 143 <td></td> <td> 52</td>		52
PIE1 Register 40, 101 PIE2 Register 40, 102 PIE3 Register 103 Pin Diagram PIC16(L)F1934/1937, 40-pin PDIP PIC16(L)F1934/1937, 44-pin QFN 10 PIC16(L)F1934/1937, 44-pin TQFP 11 PIC16(L)F1936, 28-pin QFN/UQFN 6 PIC16(L)F1936, 28-pin QFN/UQFN 7 PIC16(L)F1936, 28-pin SPDIP/SOIC/SSOP 5 Pinout Descriptions 7 PIC16F193X/PIC16LF193X 17 PIR1 Register 39, 104 PIR2 Register 39, 104 PIR3 Register 106 PORTA 134 ASsociated Registers 137 Configuration Word w/ PORTA 137 PORTA Register 39, 414 Specifications 399 PORTA Register 138 Additional Pin Functions 138 Weak Pull-up 139 ANSELB Register 138 Additional Pin Functions 142 Interrupt-on-Change 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ 149 PORTB Register 140	PCON Register	40, 93
PIE2 Register 40, 102 PIE3 Register 103 Pin Diagram 9 PIC16(L)F1934/1937, 40-pin PDIP 8 PIC16(L)F1934/1937, 44-pin QFN 10 PIC16(L)F1934/1937, 44-pin QFN 10 PIC16(L)F1936, 28-pin QFN/UQFN 6 PIC16(L)F1936, 28-pin SPDIP/SOIC/SSOP 5 Pinout Descriptions 9 PIC16(L)F1936, 28-pin SPDIP/SOIC/SSOP 5 Pinout Descriptions 17 PIR1 Register 39, 104 PIR2 Register 39, 105 PIR3 Register 106 PORTA 134 Associated Registers 137 Configuration Word w/ PORTA 137 PORTA Register 39, 41 Specifications 399 PORTA Register 138 Additional Pin Functions 138 Additional Pin Functions 138 Veak Pull-up 138 Additional Pin Functions 142 Interrupt-on-Change 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) 138 P10 Descriptions	PIE1 Register 40), 101
PIE3 Register 103 Pin Diagram 103 PIC16(L)F1934/1937, 40-pin PDIP 8 PIC16(L)F1934/1937, 44-pin QFN 10 PIC16(L)F1934/1937, 44-pin TQFP 11 PIC16(L)F1936, 28-pin QFN/UQFN 6 PIC16(L)F1936, 28-pin SPDIP/SOIC/SSOP 5 Pinout Descriptions 17 PIR1 Register 39, 104 PIR2 Register 39, 105 PIR3 Register 39, 105 PIR3 Register 106 PORTA 134 ANSELA Register 134 Associated Registers 137 Configuration Word w/ PORTA. 137 PORTA Register 39, 41 Specifications 399 PORTA Register 138 Additional Pin Functions 138 Weak Pull-up 139 ANSELB Register 138 Associated Registers 142 Interrupt-on-Change 138 P1B/P1C/P1D. See Enhanced Capture/Compare/ PWM+ (ECCP+) PORTB Register 143 PORTB Register 143 PORTB Register <td>PIE2 Register 40</td> <td>), 102</td>	PIE2 Register 40), 102
Pin Diagram PIC16(L)F1934/1937, 40-pin PDIP. 8 PIC16(L)F1934/1937, 40-pin UQFN. 9 PIC16(L)F1934/1937, 44-pin TQFP. 10 PIC16(L)F1936, 28-pin QFN/UQFN 6 PIC16(L)F1936, 28-pin SPDIP/SOIC/SSOP. 5 Pinout Descriptions 17 PIR1 Register 39, 104 PIR2 Register 39, 104 PIR3 Register 39, 105 PIR3 Register 39, 104 PORTA 134 ANSELA Register 134 Associated Registers 137 Configuration Word w/ PORTA 137 PORTA Register 39, 41 Specifications 399 PORTA Register 138 Additional Pin Functions 138 Weak Pull-up 139 ANSELB Register 138 P1B/1C/P1D. See Enhanced Capture/Compare/ 138 P1B/1C/P1D. See Enhanced Capture/Compare/ 140 PORTB Register 143 Associated Registers 144 PORTB Register 143 PID Descriptions and Diagrams 143 PO	PIE3 Register	103
PIC16(L)F1934/1937, 40-pin UQFN	Pin Diagram	
PIC16(L)F1934/1937, 44-pin QFN. 9 PIC16(L)F1934/1937, 44-pin QFN. 10 PIC16(L)F1936, 28-pin QFN/UQFN 6 PIC16(L)F1936, 28-pin QFN/UQFN 6 PIC16(L)F1936, 28-pin QFN/UQFN 6 PIC16(L)F1936, 28-pin QFN/UQFN 7 Pinout Descriptions 7 PIC16F193X/PIC16LF193X. 17 PIR1 Register 39, 104 PIR2 Register 39, 105 PIR3 Register 106 PORTA 134 ANSELA Register 134 Associated Registers 137 Configuration Word w/ PORTA 137 PORTA Register 39, 41 Specifications 399 PORTA Register 138 Additional Pin Functions 138 Weak Pull-up 139 ANSELB Register 138 PASCiated Registers 142 Interrupt-on-Change 138 Associated Registers 142 Interrupt-on-Change 138 PORTB Register 39, 41 PORTB Register 39, 41 PORTB Register	PIC16(L)F1934/1937, 40-pin PDIP	8
PIC16(L)F1934/1937, 44-pin TQFN	PIC16(L)F1934/1937, 40-pin UQFN	9
PIC16(L)F1934/1937, 44-pin TQFP. 11 PIC16(L)F1936, 28-pin QFN/UQFN 6 PIC16(L)F1936, 28-pin SPDIP/SOIC/SSOP 5 Pinout Descriptions 17 PIR1 Register 39, 104 PIR2 Register 39, 105 PIR3 Register 39, 105 PIR3 Register 106 PORTA 134 ANSELA Register 134 Associated Registers 137 Configuration Word w/ PORTA 137 PORTA Register 39, 41 Specifications 399 PORTA Register 138 Additional Pin Functions 138 Weak Pull-up 139 ANSELB Register 138 PASCLB Register 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) PWH + (ECCP+) 138 Pin Descriptions and Diagrams 143 PORTB Register 143 PORTB Register 143 PORTB Register 143 PORTB Register 143 PORTC 143 Associated Registers 143 <	PIC16(L)F1934/1937, 44-pin QFN	10
PIC16(L)F1936, 28-pin QFN/UQFN 6 PIC16(L)F1936, 28-pin SPDIP/SOIC/SSOP 5 Pinout Descriptions 17 PIR1 Register 39, 104 PIR2 Register 39, 105 PIR3 Register 106 PORTA 134 ANSELA Register 134 Associated Registers 137 Configuration Word w/ PORTA 137 PORTA Register 39, 41 Specifications 399 PORTA Register 135 PORTB 138 Additional Pin Functions 138 Weak Pull-up 139 ANSELB Register 138 Associated Registers 142 Interrupt-on-Change 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) PWM+ (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 39, 41 PORTC 143 Associated Registers 144 PORTC 143 Associated Register 39, 41 PORTC Register 39, 41	PIC16(L)F1934/1937, 44-pin TQFP	11
PIC16(L)F1936, 28-pin SPDIP/SOIC/SSOP	PIC16(L)F1936, 28-pin QFN/UQFN	6
Pinout Descriptions PIC16F193X/PIC16LF193X 17 PIR1 Register 39, 104 PIR2 Register 39, 105 PIR3 Register 106 PORTA 134 ANSELA Register 134 Associated Registers 137 Configuration Word w/ PORTA 137 PORTA Register 39, 41 Specifications 399 PORTA Register 135 PORTB 138 Additional Pin Functions 138 Weak Pull-up 139 ANSELB Register 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) PWM+ (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 143 Associated Registers 144 PORTC 143 Associated Registers 145 P1A.See Enhanced Capture/Compare/PWM+ (ECCP+) (ECCP+) 143 Associated Register 39, 41 Specifications 399 PORTC Register 39, 41 Specifications 399 </td <td>PIC16(L)F1936, 28-pin SPDIP/SOIC/SSOP</td> <td> 5</td>	PIC16(L)F1936, 28-pin SPDIP/SOIC/SSOP	5
PIC16F193X/PIC16LF193X 17 PIR1 Register 39, 104 PIR2 Register 39, 105 PIR3 Register 106 PORTA 134 ANSELA Register 134 ANSELA Register 134 Associated Registers 137 Configuration Word w/ PORTA 137 PORTA Register 39, 41 Specifications 399 PORTA Register 135 PORTB 138 Additional Pin Functions 138 Weak Pull-up 139 ANSELB Register 138 PASSociated Registers 142 Interrupt-on-Change 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) PWM+ (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 140 PORTC 143 Associated Registers 145 P1A. See Enhanced Capture/Compare/PWM+ (ECCP+) In Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399	Pinout Descriptions	
PIR1 Register 39, 104 PIR2 Register 39, 105 PIR3 Register 106 PORTA 134 ANSELA Register 134 Associated Registers 137 Configuration Word w/ PORTA 137 PORTA Register 39, 41 Specifications 399 PORTA Register 135 PORTB 138 Additional Pin Functions 138 Weak Pull-up 139 ANSELB Register 138 Associated Registers 142 Interrupt-on-Change 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) PWM+ (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 140 PORTC 143 Associated Registers 145 P1A. See Enhanced Capture/Compare/PWM+ (ECCP+) In Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 39, 41 Specifications 399 <t< td=""><td>PIC16F193X/PIC16LF193X</td><td> 17</td></t<>	PIC16F193X/PIC16LF193X	17
PIR2 Register 39, 105 PIR3 Register 106 PORTA 134 ANSELA Register 134 Associated Registers 137 Configuration Word w/ PORTA 137 PORTA Register 39, 41 Specifications 399 PORTA Register 135 PORTB 138 Additional Pin Functions 138 Weak Pull-up 139 ANSELB Register 138 Associated Registers 142 Interrupt-on-Change 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) PWM+ (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 140 PORTC 143 Associated Registers 145 P1A. See Enhanced Capture/Compare/PWM+ (ECCP+) In Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 39, 41 Specifications 399 PORTC Register 143	PIR1 Register	9, 104
PIR3 Register 106 PORTA 134 ANSELA Register 134 Associated Registers 137 Configuration Word w/ PORTA 137 PORTA Register 39, 41 Specifications 399 PORTA Register 135 PORTB 138 Additional Pin Functions 139 Weak Pull-up 139 ANSELB Register 138 Associated Registers 142 Interrupt-on-Change 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) PWM+ (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 140 PORTC 143 Associated Registers 145 P1A. See Enhanced Capture/Compare/PWM+ (ECCP+) (ECCP+) 143 Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 39, 41 Specifications 399 PORTC Register 144 <td< td=""><td>PIR2 Register</td><td>9, 105</td></td<>	PIR2 Register	9, 105
PORTA134ANSELA Register134Associated Registers137Configuration Word w/ PORTA137PORTA Register39, 41Specifications399PORTA Register135PORTB138Additional Pin Functions139Weak Pull-up139ANSELB Register138Associated Registers142Interrupt-on-Change138P1B/P1C/P1D.See Enhanced Capture/Compare/PWM+ (ECCP+)138Pin Descriptions and Diagrams139PORTB Register140PORTC143Associated Registers145P1A. See Enhanced Capture/Compare/PWM+143PORTC Register39, 41Specifications399PORTC Register39, 41PORTC Register39, 41PORTC Register39, 41PORTC Register39, 41PORTC Register39, 41PORTC Register399PORTC Register399PORTC Register143PORTC Register144PORTD146Additional Pin Functions146ANSELD Register146Associated Registers148	PIR3 Register	106
ANSELA Register 134 Associated Registers 137 Configuration Word w/ PORTA 137 PORTA Register 39, 41 Specifications 399 PORTA Register 135 PORTB 138 Additional Pin Functions 139 Weak Pull-up 139 ANSELB Register 138 Associated Registers 142 Interrupt-on-Change 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) PWM+ (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 39, 41 PORTE Register 140 PORTC 143 Associated Registers 145 P1A.See Enhanced Capture/Compare/PWM+ (ECCP+) (ECCP+) 143 Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 39, 41 Specifications 399 PORTC Register 144 PORTD 146	PORTA	134
Associated Registers 137 Configuration Word w/ PORTA 137 PORTA Register 39, 41 Specifications 399 PORTA Register 135 PORTB 138 Additional Pin Functions 139 Weak Pull-up 139 ANSELB Register 138 Associated Registers 142 Interrupt-on-Change 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) PWM+ (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 140 PORTC 143 Associated Registers 145 P1A. See Enhanced Capture/Compare/PWM+ (ECCP+) (ECCP+) 143 Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 39, 41 Specifications 399 PORTC Register 144 PORTD 146 Additional Pin Functions 146 ANSELD Register 146 <tr< td=""><td>ANSELA Register</td><td> 134</td></tr<>	ANSELA Register	134
Configuration Word w/ PORTA137PORTA Register39, 41Specifications399PORTA Register135PORTB138Additional Pin Functions139ANSELB Register138Associated Registers142Interrupt-on-Change138P1B/P1C/P1D. See Enhanced Capture/Compare/PWM+ (ECCP+)PWM+ (ECCP+)138Pin Descriptions and Diagrams139PORTB Register140PORTC143Associated Registers145P1A. See Enhanced Capture/Compare/PWM+143PORTC Register39, 41PORTC Register39, 41PORTC Register39, 41PORTC Register143PORTC Register39, 41Specifications399PORTC Register144PORTD146Additional Pin Functions146ANSELD Registers146Associated Registers148	Associated Registers	137
PORTA Register39, 41Specifications399PORTA Register135PORTB138Additional Pin Functions139ANSELB Register138Associated Registers142Interrupt-on-Change138P1B/P1C/P1D. See Enhanced Capture/Compare/PWM+ (ECCP+)PWM+ (ECCP+)138Pin Descriptions and Diagrams139PORTB Register40PORTC143Associated Registers145P1A. See Enhanced Capture/Compare/PWM+143PORTC Register143PORTC Register39, 41PORTC Register39, 41PORTC Register39, 41PORTC Register143PORTC Register143PORTC Register39, 41Specifications399PORTC Register144PORTD146Additional Pin Functions146ANSELD Register146Associated Registers148	Configuration Word w/ PORTA	137
Specifications399PORTA Register135PORTB138Additional Pin Functions139ANSELB Register138Associated Registers142Interrupt-on-Change138P1B/P1C/P1D. See Enhanced Capture/Compare/PWM+ (ECCP+)PWM+ (ECCP+)138Pin Descriptions and Diagrams139PORTB Register140PORTC143Associated Registers145P1A. See Enhanced Capture/Compare/PWM+(ECCP+)(ECCP+)143Pin Descriptions and Diagrams143PORTC Register39, 41Specifications399PORTC Register144PORTD146Additional Pin Functions146ANSELD Register146Associated Registers148	PORTA Register	39, 41
PORTA Register135PORTB138Additional Pin Functions139ANSELB Register138Associated Registers142Interrupt-on-Change138P1B/P1C/P1D. See Enhanced Capture/Compare/PWM+ (ECCP+)PWM+ (ECCP+)138Pin Descriptions and Diagrams139PORTB Register39, 41PORTB Register140PORTC143Associated Registers145P1A. See Enhanced Capture/Compare/PWM+(ECCP+)(ECCP+)143Pin Descriptions and Diagrams143PORTC Register39, 41Specifications399PORTC Register144PORTD146Additional Pin Functions146ANSELD Register146Associated Registers148	Specifications	399
PORTB 138 Additional Pin Functions 139 ANSELB Register 138 Associated Registers 142 Interrupt-on-Change 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) PWM+ (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 39, 41 PORTB Register 140 PORTC 143 Associated Registers 145 P1A.See Enhanced Capture/Compare/PWM+ (ECCP+) (ECCP+) 143 Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 144 PORTD 146 Additional Pin Functions 146 ANSELD Register 146 Associated Registers 146	PORTA Register	135
Additional Pin Functions Weak Pull-up 139 ANSELB Register 138 Associated Registers 142 Interrupt-on-Change 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) PWM+ (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 39, 41 PORTC 143 Associated Registers 145 P1A. See Enhanced Capture/Compare/PWM+ (ECCP+) (ECCP+) 143 Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 39, 41 Specifications 399 PORTC Register 144 PORTD 146 Additional Pin Functions 146 ANSELD Register 146 Associated Registers 148	PORTB	138
Weak Pull-up139ANSELB Register138Associated Registers142Interrupt-on-Change138P1B/P1C/P1D.See Enhanced Capture/Compare/PWM+ (ECCP+)PWM+ (ECCP+)138Pin Descriptions and Diagrams139PORTB Register39, 41PORTC143Associated Registers145P1A.See Enhanced Capture/Compare/PWM+(ECCP+)(ECCP+)143PoRTC Register39, 41Specifications399PORTC Register39, 41Specifications399PORTC Register144PORTD146Additional Pin FunctionsANSELD RegisterAssociated Registers148	Additional Pin Functions	
ANSELB Register 138 Associated Registers 142 Interrupt-on-Change 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) PWM+ (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 39, 41 PORTB Register 140 PORTC 143 Associated Registers 145 P1A.See Enhanced Capture/Compare/PWM+ (ECCP+) (ECCP+) 143 Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 144 PORTD 146 Additional Pin Functions ANSELD Register ANSELD Register 148	Weak Pull-up	139
Associated Registers 142 Interrupt-on-Change 138 P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) PWM+ (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 39, 41 PORTB Register 140 PORTC 143 Associated Registers 145 P1A.See Enhanced Capture/Compare/PWM+ (ECCP+) (ECCP+) 143 Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 144 PORTD 146 Additional Pin Functions ANSELD Register ANSELD Register 148	ANSELB Register	138
Interrupt-on-Change138P1B/P1C/P1D. See Enhanced Capture/Compare/PWM+ (ECCP+)138Pin Descriptions and Diagrams139PORTB Register39, 41PORTB Register140PORTC143Associated Registers145P1A. See Enhanced Capture/Compare/PWM+(ECCP+)(ECCP+)143Pin Descriptions and Diagrams143PORTC Register39, 41Specifications399PORTC Register144PORTD146Additional Pin Functions146ANSELD Register148Associated Registers148	Associated Registers	142
P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 140 PORTC 143 Associated Registers 145 P1A.See Enhanced Capture/Compare/PWM+ (ECCP+) 143 Pin Descriptions and Diagrams 143 Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 144 PORTD 145 Additional Pin Functions ANSELD Register 146 Associated Registers	Interrupt-on-Change	138
PWM+ (ECCP+) 138 Pin Descriptions and Diagrams 139 PORTB Register 39, 41 PORTB Register 140 PORTC 143 Associated Registers 145 P1A. See Enhanced Capture/Compare/PWM+ (ECCP+) (ECCP+) 143 Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 144 PORTD 146 Additional Pin Functions 146 ANSELD Register 146 Associated Registers 147	P1B/P1C/P1D.See Enhanced Capture/Compare/	
Pin Descriptions and Diagrams 139 PORTB Register 39, 41 PORTB Register 140 PORTC 143 Associated Registers 145 P1A. See Enhanced Capture/Compare/PWM+ (ECCP+) (ECCP+) 143 PontC Register 39, 41 Specifications 399 PORTC Register 144 PORTC Register 144 PORTC Register 144 Additional Pin Functions 146 Additional Pin Functions 146 ANSELD Register 146 Associated Registers 148	PWM+ (ECCP+)	138
PORTB Register 39, 41 PORTB Register 140 PORTC 143 Associated Registers 145 P1A. See Enhanced Capture/Compare/PWM+ (ECCP+) (ECCP+) 143 Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 144 PORTD 146 Additional Pin Functions 146 ANSELD Register 146 Associated Registers 148	Pin Descriptions and Diagrams	139
PORTB Register 140 PORTC 143 Associated Registers 145 P1A. See Enhanced Capture/Compare/PWM+ 143 (ECCP+) 143 Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 144 PORTD 146 Additional Pin Functions 146 ANSELD Register 146 Associated Registers 148	PORTB Register	39, 41
PORTC 143 Associated Registers 145 P1A. See Enhanced Capture/Compare/PWM+ 143 (ECCP+) 143 Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 144 PORTC Register 144 PORTC Register 146 Additional Pin Functions 146 ANSELD Register 146 Associated Registers 148	PORTB Register	140
Associated Registers	PORTC	143
P1A. See Enhanced Capture/Compare/PWM+ (ECCP+) 143 Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 144 PORTC Register 144 PORTC Register 144 PORTD 146 Additional Pin Functions 146 ANSELD Register 146 Associated Registers 148	Associated Registers	145
(ECCP+) 143 Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 144 PORTD 146 Additional Pin Functions 146 ANSELD Register 146 Associated Registers 148	P1A.See Enhanced Capture/Compare/PWM+	
Pin Descriptions and Diagrams 143 PORTC Register 39, 41 Specifications 399 PORTC Register 144 PORTD 146 Additional Pin Functions 146 ANSELD Register 146 Associated Registers 148	(ECCP+)	143
PORTC Register	Pin Descriptions and Diagrams	143
Specifications	PORTC Register	39, 41
PORTC Register	Specifications	399
PORTD	PORTC Register	144
Additional Pin Functions ANSELD Register	PORTD	146
ANSELD Register	Additional Pin Functions	
Associated Registers 148	ANSELD Register	146
5	Associated Registers	148

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support