



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 14x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1934-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagram - 28-Pin QFN/UQFN (PIC16(L)F1936)





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	, Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 15											
780h ⁽²⁾	INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)								XXXX XXXX	XXXX XXXX
781h ⁽²⁾	INDF1	Addressing (not a physi	this location u cal register)	ses contents o	of FSR1H/FSF	R1L to address	data memory	/		XXXX XXXX	XXXX XXXX
782h ⁽²⁾	PCL	Program Co	ounter (PC) Le	ast Significant	t Byte					0000 0000	0000 0000
783h ⁽²⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
784h ⁽²⁾	FSR0L	Indirect Dat	a Memory Add	dress 0 Low P	ointer	•	•	•	•	0000 0000	uuuu uuuu
785h ⁽²⁾	FSR0H	Indirect Dat	a Memory Add	dress 0 High P	ointer					0000 0000	0000 0000
786h ⁽²⁾	FSR1L	Indirect Dat	a Memory Add	dress 1 Low P	ointer					0000 0000	uuuu uuuu
787h ⁽²⁾	FSR1H	Indirect Dat	a Memory Add	dress 1 High P	ointer					0000 0000	0000 0000
788h ⁽²⁾	BSR	—	—	—		E	3SR<4:0>			0 0000	0 0000
789h ⁽²⁾	WREG	Working Re	gister							0000 0000	uuuu uuuu
78Ah ^(1, 2)	PCLATH	—	Write Buffer f	or the upper 7	bits of the Pro	ogram Counter	-			-000 0000	-000 0000
78Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
78Ch	_	Unimpleme	nted							_	_
78Dh	_	Unimpleme	nted							_	_
78Eh	_	Unimplemented								_	_
78Fh	_	Unimplemented							_	_	
790h	_	Unimpleme	Unimplemented							_	_
791h	LCDCON	LCDEN	SLPEN	WERR	_	CS<	1:0>	LMUX	(<1:0>	000- 0011	000- 0011
792h	LCDPS	WFT	BIASMD	LCDA	WA		LP<3	0>		0000 0000	0000 0000
793h	LCDREF	LCDIRE	LCDIRS	LCDIRI	_	VLCD3PE	VLCD2PE	VLCD1PE		000- 000-	000- 000-
794h	LCDCST	—	—	—	_	_	L	CDCST<2:0>	>	000	000
795h	LCDRL	LRLA	P<1:0>	LRLB	P<1:0>	_		_RLAT<2:0>		0000 -000	0000 -000
796h	_	Unimpleme	nted							_	_
797h	_	Unimpleme	nted							_	_
798h	LCDSE0				SE<7	:0>				0000 0000	uuuu uuuu
799h	LCDSE1				SE<15	5:8>				0000 0000	uuuu uuuu
79Ah	LCDSE2 ⁽³⁾				SE<23	:16>				0000 0000	uuuu uuuu
79Bh	_	Unimpleme	nted							_	_
79Ch	—	Unimpleme	nted							_	_
79Dh	—	Unimpleme	nted							_	_
79Eh	—	Unimpleme	nted							_	_
79Fh	_	Unimpleme	nted							_	_
7A0h	LCDDATA0	SEG7 COM0	SEG6 COM0	SEG5 COM0	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0	XXXX XXXX	uuuu uuuu
7A1h	LCDDATA1	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0	XXXX XXXX	uuuu uuuu
7A2h	LCDDATA2 ⁽ 3)	SEG23 COM0	SEG22 COM0	SEG21 COM0	SEG20 COM0	SEG19 COM0	SEG18 COM0	SEG17 COM0	SEG16 COM0	XXXX XXXX	uuuu uuuu
7A3h	LCDDATA3	SEG7 COM1	SEG6 COM1	SEG5 COM1	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1	XXXX XXXX	uuuu uuuu
7A4h	LCDDATA4	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1	XXXX XXXX	uuuu uuuu
7A5h	LCDDATA5 ⁽ 3)	SEG23 COM1	SEG22 COM1	SEG21 COM1	SEG20 COM1	SEG19 COM1	SEG18 COM1	SEG17 COM1	SEG16 COM1	XXXX XXXX	uuuu uuuu

TABLE 3-12: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

3: These registers/bits are not implemented on PIC16(L)F1936 devices, read as '0'.

4: Unimplemented, read as '1'.

9.0 POWER-DOWN MODE (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. $\overline{\text{TO}}$ bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Timer1 oscillator is unaffected and peripherals that operate from it may continue operation in Sleep.
- 7. ADC is unaffected, if the dedicated FRC clock is selected.
- 8. Capacitive Sensing oscillator is unaffected.
- 9. I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).
- 10. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- · Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- Modules using Timer1 oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or Vss externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 17.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

9.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 6.10 "Determining the Cause of a Reset"**.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

10.6 Watchdog Control Register

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0
_	-			WDTPS<4:0>	>		SWDTEN
bit 7	•						bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-m/n = Value	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7-6	Unimpleme	nted: Read as '	0'				
bit 5-1	WDTPS<4:0	>: Watchdog Ti	mer Period Se	elect bits			
	Bit Value =	Prescale Rate					
	00000 = 1:	32 (Interval 1 m	s typ)				
	00001 = 1:0	64 (Interval 2 m	s typ)				
	00010 = 1	128 (Interval 4 i 256 (Interval 8 i	ns typ) ns typ)				
	00011 = 1	512 (Interval 16	ms typ)				
	00101 = 1:	1024 (Interval 3	2 ms typ)				
	00110 = 1:	2048 (Interval 6	4 ms typ)				
	00111 = 1:	4096 (Interval 1 8102 (Interval 2	28 ms typ)				
	01000 = 1.0 01001 = 1.0	16384 (Interval	50 ms (yp) 512 ms (yp)				
	01010 = 1:	32768 (Interval	1s typ)				
	01011 = 1:	65536 (Interval	2s typ) (Rese	et value)			
	01100 = 1:	131072 (2 ¹⁷) (Ir	nterval 4s typ)				
	01101 = 1	262144 (2 ^{.5}) (Ir 524288 (2 ¹⁹) (Ir	iterval 8s typ) iterval 16s tvr))			
	01111 = 1 :	1048576 (2 ²⁰) (Interval 32s ty	(q)			
	10000 = 1:	2097152 (2 ²¹) (Interval 64s ty	/p)			
	10001 = 1:	4194304 (2 ²²) (Interval 128s	typ)			
	10010 = 1:	8388608 (223) (Interval 256s	typ)			
	10011 = R e	eserved. Result	s in minimum	interval (1:32)			
	•			()			
	•						
	• 11111 - D	aconvod Posult	e in minimum	intorval (1.22)			
hit 0		offware Enable	/Disable for M	lintervar (1.52)	hit		
DILO				atchuog miner	Dit		
	This bit is iar	nored.					
	If WDTE<1:0)> = 01:					
	1 = WDT is	turned on					
		turned off $\sum_{n=1}^{\infty}$					
	This bit is iar	<u>17 – 18</u> . nored.					

REGISTER 10-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

11.0 DATA EEPROM AND FLASH PROGRAM MEMORY CONTROL

The data EEPROM and Flash program memory are readable and writable during normal operation (full VDD range). These memories are not directly mapped in the register file space. Instead, they are indirectly addressed through the Special Function Registers (SFRs). There are six SFRs used to access these memories:

- EECON1
- EECON2
- EEDATL
- EEDATH
- EEADRL
- EEADRH

When interfacing the data memory block, EEDATL holds the 8-bit data for read/write, and EEADRL holds the address of the EEDATL location being accessed. These devices have 256 bytes of data EEPROM with an address range from 0h to 0FFh.

When accessing the program memory block, the EEDATH:EEDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the EEADRL and EEADRH registers form a 2-byte word that holds the 15-bit address of the program memory location being read.

The EEPROM data memory allows byte read and write. An EEPROM byte write automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

Depending on the setting of the Flash Program Memory Self Write Enable bits WRT<1:0> of the Configuration Word 2, the device may or may not be able to write certain blocks of the program memory. However, reads from the program memory are always allowed.

When the device is code-protected, the device programmer can no longer access data or program memory. When code-protected, the CPU may continue to read and write the data EEPROM memory and Flash program memory.

11.1 EEADRL and EEADRH Registers

The EEADRH:EEADRL register pair can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 32K words of program memory.

When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADRL register. When selecting a EEPROM address value, only the LSB of the address is written to the EEADRL register.

11.1.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for EE memory accesses.

Control bit EEPGD determines if the access will be a program or data memory access. When clear, any subsequent operations will operate on the EEPROM memory. When set, any subsequent operations will operate on the program memory. On Reset, EEPROM is selected by default.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

Interrupt flag bit EEIF of the PIR2 register is set when write is complete. It must be cleared in the software.

Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence. To enable writes, a specific pattern must be written to EECON2.

12.3.4 PORTB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 12-5.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in Table 12-5.

Pin Name	Function Priority ⁽¹⁾
RB0	SEG0 (LCD) CCP4, 28-pin only RB0
RB1	P1C (ECCP1), 28-pin only RB1
RB2	P1B (ECCP1), 28-pin only RB2
RB3	CCP2/P2A RB3
RB4	COM0 P1D, 28-pin only RB4
RB5	COM1 P2B, 28-pin only CCP3/P3A RB5
RB6	ICSPCLK (Programming) ICDCLK (enabled by Config. Word) SEG14 (LCD) RB6
RB7	ICSPDAT (Programming) ICDDAT (enabled by Config. Word) SEG13 (LCD) RB7

TABLE 12-5: PORTB OUTPUT PRIORITY

Note 1: Priority listed from highest to lowest.





SRCLK	Divider	Fosc = 32 MHz	Fosc = 20 MHz	Fosc = 16 MHz	Fosc = 4 MHz	Fosc = 1 MHz
111	512	62.5 kHz	39.0 kHz	31.3 kHz	7.81 kHz	1.95 kHz
110	256	125 kHz	78.1 kHz	62.5 kHz	15.6 kHz	3.90 kHz
101	128	250 kHz	156 kHz	125 kHz	31.25 kHz	7.81 kHz
100	64	500 kHz	313 kHz	250 kHz	62.5 kHz	15.6 kHz
011	32	1 MHz	625 kHz	500 kHz	125 kHz	31.3 kHz
010	16	2 MHz	1.25 MHz	1 MHz	250 kHz	62.5 kHz
001	8	4 MHz	2.5 MHz	2 MHz	500 kHz	125 kHz
000	4	8 MHz	5 MHz	4 MHz	1 MHz	250 kHz

TABLE 19-1: SRCLK FREQUENCY TABLE

REGISTER 19-1: SRCON0: SR LATCH CONTROL 0 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/S-0/0	R/S-0/0
SRLEN		SRCLK<2:0>		SRQEN	SRNQEN	SRPS	SRPR
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	S = Bit is set only

bit 7	SRLEN: SR Latch Enable bit 1 = SR Latch is enabled 0 = SR Latch is disabled
bit 6-4	SRCLK<2:0>: SR Latch Clock Divider bits 000 = Generates a 1 Fosc wide pulse every 4th Fosc cycle clock 001 = Generates a 1 Fosc wide pulse every 8th Fosc cycle clock 010 = Generates a 1 Fosc wide pulse every 16th Fosc cycle clock 011 = Generates a 1 Fosc wide pulse every 32nd Fosc cycle clock 100 = Generates a 1 Fosc wide pulse every 64th Fosc cycle clock 101 = Generates a 1 Fosc wide pulse every 128th Fosc cycle clock 110 = Generates a 1 Fosc wide pulse every 256th Fosc cycle clock 111 = Generates a 1 Fosc wide pulse every 512th Fosc cycle clock
bit 3	<pre>SRQEN: SR Latch Q Output Enable bit If SRLEN = 1: 1 = Q is present on the SRQ pin 0 = External Q output is disabled If SRLEN = 0: SR Latch is disabled</pre>
bit 2	<pre>SRNQEN: SR Latch Q Output Enable bit If SRLEN = 1: 1 = Q is present on the SRnQ pin 0 = External Q output is disabled If SRLEN = 0: SR Latch is disabled</pre>
bit 1	 SRPS: Pulse Set Input of the SR Latch bit⁽¹⁾ 1 = Pulse set input for 1 Q-clock period 0 = No effect on set input.
bit 0	 SRPR: Pulse Reset Input of the SR Latch bit⁽¹⁾ 1 = Pulse Reset input for 1 Q-clock period 0 = No effect on Reset input.
Note 1:	Set only, always reads back '0'.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
CCP2CON	P2M·	<1:0>	DC2B	i<1:0>		CCP2M<3:0>				
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	98	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	99	
PIE3	—	CCP5IE	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	—	101	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	102	
PIR3	—	CCP5IF	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	104	
PR2	Timer2 Mo	dule Period	Register						207*	
PR4	Timer4 Mo	dule Period	Register						207*	
PR6	Timer6 Mo	dule Period	Register						207*	
T2CON	_		TOUTF	PS<3:0>		TMR2ON	T2CKP	S<1:0>	209	
T4CON	_		TOUTF	PS<3:0>		TMR40N	T4CKP	S<1:0>	209	
T6CON	_		TOUTF	PS<3:0>		TMR2ON	T6CKP	S<1:0>	209	
TMR2	Holding Re	Holding Register for the 8-bit TMR2 Register							207*	
TMR4	Holding Re	gister for the	e 8-bit TMR4	4 Register ⁽¹⁾					207*	
TMR6	Holding Re	gister for the	e 8-bit TMR	6 Register ⁽¹⁾					207*	

TABLE 22-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2/4/6

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

* Page provides register information.

23.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

23.2.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see **Section 12.1 "Alternate Pin Function**" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	—	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	131
CCPxCON	PxM<	1:0> (1)	DCxB	<1:0>		CCPxM<	:3:0>		234
CCPRxL	Capture/Co	mpare/PWM	Register x l	Low Byte (LS	SB)				212
CCPRxH	Capture/Co	mpare/PWM	Register x I	High Byte (M	ISB)				212
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	98
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	99
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	100
PIE3	—	CCP5IE	CCP4IE	CCP3IE	TMR6IE	-	TMR4IE	—	101
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	102
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	103
PIR3	—	CCP5IF	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	104
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC		TMR10N	203
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	S<1:0>	204
TMR1L	Holding Reg	gister for the	Least Signif	icant Byte of	f the 16-bit TMR	1 Register			199
TMR1H	Holding Reg	gister for the	Most Signifi	cant Byte of	the 16-bit TMR1	Register			199
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	133
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	138
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	142
TRISD ⁽²⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	145
TRISE	_	—		—	_(3)	TRISE2 ⁽²⁾	TRISE1 ⁽²⁾	TRISE0 ⁽²⁾	148

TABLE 23-4: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by Compare mode.

Note 1: Applies to ECCP modules only.

2: These bits are not implemented on PIC16(L)F1936 devices, read as '0'.

3: Unimplemented, read as '1'.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PxRSEN				PxDC<6:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is unchanged		x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	PxRSEN: PV	NM Restart Ena	ble bit				
	1 = Upon au the PWN	ito-shutdown, th V restarts auton	e CCPxASE b natically	oit clears automa	atically once the	e shutdown eve	ent goes away;
	0 = Upon au	uto-shutdown, C	CPxASE mus	t be cleared in s	software to res	tart the PWM	
bit 6-0	PxDC<6:0>:	PWM Delay Co	ount bits				
	PxDCx = Nu sh	mber of Fosc/ ould transition	4(4 * Tosc)(active and the	cycles between actual time it t	the scheduled	d time when a e	a PWM signal

REGISTER 23-5: PWMxCON: ENHANCED PWM CONTROL REGISTER

Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled.

24.7 Baud Rate Generator

The MSSP module has a Baud Rate Generator available for clock generation in both I²C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPADD register (Register 24-6). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 24-39 triggers the value from SSPADD to be loaded into the BRG counter. This occurs twice for each oscillation of the module

clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP is being operated in.

Table 24-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

EQUATION 24-1:

$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

FIGURE 24-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 24-4: MSSP CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FcLock (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz ⁽¹⁾
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz ⁽¹⁾
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

REGISTER 24-1: SSPSTAT: SSP STATUS REGISTER

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
SMP	CKE	D/A	P	S	R/W	UA	BF
bit 7							bit 0
							J
Legend:							
R = Readable bi	t	W = Writable bit	t	U = Unimplem	ented bit, read as	ʻ0'	
u = Bit is unchanged		x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets				lesets	
'1' = Bit is set		'0' = Bit is cleare	ed				
							,
bit 7	SMP: SPI Data	Input Sample bit	t				
	SPI Master mod	<u>de:</u>	6				
	 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time 						
	SPI Slave mode	<u>e:</u>					
	SMP must be c	cleared when SPI	is used in Slav	e mode			
	1 = Slew rate 0 0 = Slew rate 0	control disabled for control enabled for control enables control enables	or standard spe or high speed n	eed mode (100 l node (400 kHz)	(Hz and 1 MHz)		
bit 6	CKE: SPI Clock	k Edge Select bit	(SPI mode onl	v)			
	In SPI Master of	or Slave mode:	(,			
	1 = Transmit oc	ccurs on transition	n from active to	Idle clock state			
	0 = framsfind 0	only:		Clive CIOCK State			
	1 = Enable inpu	ut logic so that the	resholds are co	mpliant with SM	Bus specification		
bit 5	D = Disable Sive	$\frac{1}{1000}$ bit (12C mod	ns o ophy)				
bit 5	1 = Indicates th	hat the last byte re	eceived or trans	smitted was dat	а		
	0 = Indicates th	hat the last byte re	eceived or trans	smitted was add	lress		
bit 4	P: Stop bit						
	(I ² C mode only.	. This bit is cleare	ed when the MS	SSP module is d	isabled, SSPEN is	s cleared.)	
	1 = Indicates th0 = Stop bit was	hat a Stop bit has s not detected las	been detected st	last (this bit is '	0' on Reset)		
bit 3	S: Start bit						
	(I ² C mode only.	. This bit is cleare	ed when the MS	SSP module is d	isabled, SSPEN is	s cleared.)	
	 1 = Indicates th 0 = Start bit was 	at a Start bit has s not detected las	been detected st	last (this bit is '	0' on Reset)		
bit 2	R/W: Read/Writ	te bit information	(I ² C mode only	()			
	This bit holds th	ne R/W bit information	atio <u>n foll</u> owing t	he last address	match. This bit is c	only valid from the	address match
	In I ² C Slave mo	ode:	IOT ACT DIT.				
	1 = Read						
	0 = Write						
	1 = Transmit is	s in progress					
	0 = Transmit is	s not in progress					
	OR-ing th	is bit with SEN, F	RSEN, PEN, RO	CEN or ACKEN	will indicate if the	MSSP is in Idle m	ode.
bit 1	UA: Update Ad	Idress bit (10-bit I	² C mode only)	addrood in the			
	1 = Indicates th 0 = Address do	bes not need to be	e update the	address in the	SSPADD register		
bit 0	BF: Buffer Full	Status bit					
	Receive (SPI a	nd I ² C modes):					
	1 = Receive col 0 = Receive not	mplete, SSPBUF	IS TUII RIJE is emoty				
Transmit (l^2 C mode only):							
	1 = Data transn	nit in progress (de	oes not include	the ACK and S	top bits), SSPBUF	is full	
	0 = Data transn	nit complete (doe	es not include th	ne ACK and Sto	p bits), SSPBUF is	s empty	

26.0 CAPACITIVE SENSING (CPS) MODULE

The Capacitive Sensing (CPS) module allows for an interaction with an end user without a mechanical interface. In a typical application, the CPS module is attached to a pad on a Printed Circuit Board (PCB), which is electrically isolated from the end user. When the end user places their finger over the PCB pad, a capacitive load is added, causing a frequency shift in the CPS module. The CPS module requires software and at least one timer resource to determine the change in frequency. Key features of this module include:

- · Analog MUX for monitoring multiple inputs
- · Capacitive sensing oscillator
- Multiple power ranges
- Multiple timer resources
- Software control
- Operation during Sleep



FIGURE 26-1: CAPACITIVE SENSING BLOCK DIAGRAM

27.9 LCD Waveform Generation

LCD waveforms are generated so that the net AC voltage across the dark pixel should be maximized and the net AC voltage across the clear pixel should be minimized. The net DC voltage across any pixel should be zero.

The COM signal represents the time slice for each common, while the SEG contains the pixel data.

The pixel signal (COM-SEG) will have no DC component and it can take only one of the two RMS values. The higher RMS value will create a dark pixel and a lower RMS value will create a clear pixel.

As the number of commons increases, the delta between the two RMS values decreases. The delta represents the maximum contrast that the display can have.

The LCDs can be driven by two types of waveform: Type-A and Type-B. In Type-A waveform, the phase changes within each common type, whereas in Type-B waveform, the phase changes on each frame boundary. Thus, Type-A waveform maintains 0 VDc over a single frame, whereas Type-B waveform takes two frames.

- Note 1: If Sleep has to be executed with LCD Sleep disabled (LCDCON<SLPEN> is '1'), then care must be taken to execute Sleep only when VDc on all the pixels is '0'.
 - 2: When the LCD clock source is Fosc/256, if Sleep is executed, irrespective of the LCDCON<SLPEN> setting, the LCD immediately goes into Sleep. Thus, take care to see that VDc on all pixels is '0' when Sleep is executed.

Figure 27-8 through Figure 27-18 provide waveforms for static, half-multiplex, 1/3-multiplex and 1/4-multiplex drives for Type-A and Type-B waveforms.

FIGURE 27-8: TYPE-A/TYPE-B WAVEFORMS IN STATIC DRIVE



LSLF	Logical Left Shift		
Syntax:	[<i>label</i>]LSLF f{,d}		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$		
Operation:	$(f < 7 >) \rightarrow C$ $(f < 6:0 >) \rightarrow dest < 7:1 >$ $0 \rightarrow dest < 0 >$		
Status Affected:	C, Z		
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.		
	C ← register f ← 0		

LSRF Logical Right Shi		
Syntax:	[<i>label</i>]LSLF f{,d}	

Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$\begin{array}{l} 0 \rightarrow dest < 7 \\ (f < 7:1 >) \rightarrow dest < 6:0 >, \\ (f < 0 >) \rightarrow C, \end{array}$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.

0→	register f	┢	С

MOVF	Move f		
Syntax:	[<i>label</i>] MOVF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		
Operation:	$(f) \rightarrow (dest)$		
Status Affected:	Z		
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.		
Words:	1		
Cycles:	1		
Example:	MOVF FSR, 0		
	After Instruction W = value in FSR register Z = 1		













APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (12/2008)

Original release

Revision B (04/2009)

Revised data sheet title; Revised Features section.

Revision C (10/2009)

Added PIC16L/LF1933/34. General updates.

Revision D (12/2009)

General updates.

Revision E (5/2011)

Separated 193X data sheet into three separate data sheets. Added Characterization Data.

APPENDIX B: MIGRATING FROM OTHER PIC® DEVICES

This discusses some of the issues in migrating from other $\text{PIC}^{\textcircled{R}}$ devices to the PIC16(L)F1934/6/7 family of devices.

B.1 PIC16F917 to PIC16F1937

TABLE B-1: FEATURE COMPARISON

Feature	PIC16F917	PIC16F1937
Max. Operating Speed	20 MHz	32 MHz
Max. Program Memory (Words)	8K	8K
Max. SRAM (Bytes)	368	512
A/D Resolution	10-bit	10-bit
Timers (8/16-bit)	2/1	4/1
Oscillator Modes	4	8
Brown-out Reset	Y	Y
Internal Pull-ups	RB<7:0>	RB<7:0>
Interrupt-on-change	RB<7:4>	RB<7:0>
Comparator	2	2
AUSART/EUSART	1/0	0/1
Extended WDT	Y	Y
Software Control Option of WDT/BOR	N	Y
INTOSC Frequencies	30 kHz - 8 MHz	500 kHz - 32 MHz
Clock Switching	Y	Y
Capacitive Sensing	N	Y
CCP/ECCP	2/0	2/3
Enhanced PIC16 CPU	Ν	Y
MSSP/SSP	0/1	1/0
LCD	Y	Y

PWM+ (FCCP+) 146
Pin Descriptions and Diagrams 146
PORTD Register
PORTD Register
PORTE
ANSELE Register149
Associated Registers
Pin Descriptions and Diagrams149
PORTE Register
PORTE Register
Power-Down Mode (Sleep)111
Associated Registers 112
Power-on Reset
Power-up Timer (PWRT)
Specifications401
PR2 Register
Precision Internal Oscillator Parameters
Program Memory25
Map and Stack (PIC16(L)F1934)25
Map and Stack (PIC16(L)F1936, PIC16(L)F1937) 26
Map and Stack (PIC16F1934/LF1934) 31
Map and Stack (PIC16F1936/LF1936,
PIC16F1937/LF1937)
Programming Mode Exit
Programming, Device Instructions
PSTRXCON Register
PWM (ECCP Module)
PWM Steering
Steering Synchronization
PWM Mode. See Enhanced Capture/Compare/PWM 222
PVVIVI 51880000 200
DW/MyCON Register 220
PWMxCON Register
PWMxCON Register 239 R 300 RCREG 300 RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 367
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310
PWMxCON Register 239 R 300 RCREG 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 Registers 415
PWMxCON Register 239 R 300 RCREG 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166
PWMxCON Register 239 R 300 RCREG 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167
PWMxCON Register 239 R 300 RCREG 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42 Reder Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 0) 167
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42 RCSTA Register 42 Reder Response 472 Read-Modify-Write Operations 367 Register 310 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42 RCSTA Register 42 RCSTA Register 42 Reder Response 472 Read-Modify-Write Operations 367 Register 310 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42 Reder Response 472 Read-Modify-Write Operations 367 Register 310 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42 RCAREG Register 42 RCSTA Register 42 Reder Response 472 Read-Modify-Write Operations 367 Register 310 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELD (PORTD Analog Select) 148
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42 RCSTA Register 42 Reder Response 472 Read-Modify-Write Operations 367 Register 310 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELE (PORTE Analog Select) 148 ANSELE (PORTE Analog Select) 151
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42 RCSTA Register 42 RCSTA Register 42 Reder Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42 RCSTA Register 42 RCSTA Register 42 Reder Response 472 Read-Modify-Write Operations 367 Register 310 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELE (PORTE Analog Select) 141 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133 BAUDCON (Baud Rate Control) 304
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42 RCSTA Register 42 RCSTA Register 42 Reder Response 472 Read-Modify-Write Operations 367 Register 310 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELE (PORTE Analog Select) 141 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133 BAUDCON (Baud Rate Control) 304 BORCON Brown-out Reset Control) 89
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42 RCSTA Register 42 Reder Response 472 Read-Modify-Write Operations 367 Register 310 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result Low) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELE (PORTE Analog Select) 141 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133 BAUDCON (Baud Rate Control) 304 BORCON Brown-out Reset Control) 89 CCPTMRS0 (PWM Timer Selection Control 0) 237
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Register 310 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELE (PORTE Analog Select) 141 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133 BAUDCON (Baud Rate Control) 304 BORCON Brown-out Reset Control) 89 CCPTMRS0 (PWM Timer Selection Control 0) 237 CCPTMRS1 (PWM Timer Selection Control 1) 237
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result Low) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELE (PORTE Analog Select) 141 ANSELE (PORTE Analog Select) 133 BAUDCON (Baud Rate Control) 304 BORCON Brown-out Reset Control) 89 CCPTMRS0 (PWM Timer Selection Control 0) 237 CCPTMRS1 (PWM Timer Selection Control 1) 238
PWMxCON Register 239 R 300 RCREG Register 42 RCSTA Register 42 RCSTA Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result Low) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELE (PORTE Analog Select) 141 ANSELE (PORTE Analog Select) 133 BAUDCON (Baud Rate Control) 304 BORCON Brown-out Reset Control) 89 CCPTMRS0 (PWM Timer Selection Control 0) 237 CCPTMRS1 (PWM Timer Selection Control 1) 238 CCPXAS (CCPx Auto-Shutdown Control) 238

CPSCON1 (Canacitive Sensing Control Register 1) 3	326
	78
	70
	10
EECONI1 (EERDOM Control 1)	20
	29
EECON2 (EEPROM Control 2)	30
	28
EEDATL (EEPROM Data) 1	28
FVRCON 1	58
INTCON (Interrupt Control) 1	00
IOCBF (Interrupt-on-Change Flag) 1	54
IOCBN (Interrupt-on-Change Negative Edge) 1	54
IOCBP (Interrupt-on-Change Positive Edge) 1	54
LATA (Data Latch PORTA) 1	35
LATB (Data Latch PORTB) 1	40
LATC (Data Latch PORTC) 1	44
LATD (Data Latch PORTD)	47
LATE (Data Latch PORTE)	51
LCDCON (LCD Control)	331
LCDCST (LCD Contrast Control)	221
	040
LCDDATAX (LCD Data)	94Z
LCDPS (LCD Phase)))))
LCDREF (LCD Reference Voltage Control)	333
LCDRL (LCD Reference Voltage Control)	342
LCDSEn (LCD Segment Enable)	335
OPTION_REG (OPTION) 1	95
OSCCON (Oscillator Control)	83
OSCSTAT (Oscillator Status)	84
OSCTUNE (Oscillator Tuning)	85
PCON (Power Control Register)	93
PCON (Power Control)	93
PIE1 (Peripheral Interrupt Enable 1) 1	01
PIE2 (Peripheral Interrupt Enable 2)	02
PIE3 (Peripheral Interrupt Enable 3)	03
PIR1 (Peripheral Interrupt Register 1)	04
PIR2 (Peripheral Interrupt Request 2)	04
PIR3 (Peripheral Interrupt Request 3)	106
	135
	140
	40
	44
PORTD	47
	50
PSTRXCON (PVVM Steering Control)	240
PWMxCON (Enhanced PWM Control)2	239
RCSTA (Receive Status and Control)	303
Special Function, Summary	39
SRCON0 (SR Latch Control 0) 1	91
SRCON1 (SR Latch Control 1) 1	92
SSPADD (MSSP Address and Baud Rate,	
I ² C Mode)	292
SSPCON1 (MSSP Control 1) 2	289
SSPCON2 (SSP Control 2) 2	290
SSPCON3 (SSP Control 3)	291
SSPMSK (SSP Mask)2	292
SSPSTAT (SSP Status)	288
STATUS	29
T1CON (Timer1 Control)	205
T1CCON (Timer1 Gate Control)	200
TPISA (Tri State DOPTA)	135
	140
TRISD (TH-State PORTO)	40
	44
	4/
IRISE (III-State PORTE) 1	50
1XCON	211
IXSIA (Transmit Statue and Control)	312

CMxCON0 (Cx Control)185CMxCON1 (Cx Control 1)186Configuration Word 162Configuration Word 264CPSCON0 (Capacitive Sensing Control Register 0)325