



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

2010	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1936-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Pin Diagram – 40-Pin UQFN 5X5 (PIC16(L)F1934/7)




TABLE 1-2. FIC 10(L)				
Name	Function	Input Type	Output Type	Description
RD6 <sup>(4)</sup> /CPS14/P1C/SEG19	RD6	ST	CMOS	General purpose I/O.
	CPS14	AN		Capacitive sensing input 14.
	P1C	_	CMOS	PWM output.
	SEG19	_	AN	LCD analog output.
RD7 <sup>(4)</sup> /CPS15/P1D/SEG20	RD7	ST	CMOS	General purpose I/O.
	CPS15	AN		Capacitive sensing input 15.
	P1D		CMOS	PWM output.
	SEG20	_	AN	LCD analog output.
RE0 <sup>(5)</sup> /AN5/P3A <sup>(1)</sup> /CCP3 <sup>(1)</sup> / RE0 ST CMOS General purpose I/O.		General purpose I/O.		
SEG21	AN5	AN		A/D Channel 5 input.
	P3A	_	CMOS	PWM output.
	CCP3	ST	CMOS	Capture/Compare/PWM3.
	SEG21		AN	LCD analog output.
RE1 <sup>(5)</sup> /AN6/P3B/SEG22	RE1	ST	CMOS	General purpose I/O.
	AN6	AN		A/D Channel 6 input.
	P3B		CMOS	PWM output.
	SEG22		AN	LCD analog output.
RE2 <sup>(5)</sup> /AN7/CCP5/SEG23	RE2	ST	CMOS	General purpose I/O.
	AN7	AN		A/D Channel 7 input.
	CCP5	ST	CMOS	Capture/Compare/PWM5.
	SEG23		AN	LCD analog output.
RE3/MCLR/Vpp	RE3	TTL		General purpose input.
	MCLR	ST		Master Clear with internal pull-up.
	VPP	ΗV		Programming voltage.
Vdd	Vdd	Power		Positive supply.
Vss	Vss	Power		Ground reference.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$ HV = High Voltage XTAL = Crystal levels

**Note 1:** Pin function is selectable via the APFCON register.

2: PIC16F1934/6/7 devices only.

3: PIC16(L)F1936 devices only.

4: PORTD is available on PIC16(L)F1934/7 devices only.

5: RE<2:0> are available on PIC16(L)F1934/7 devices only.

FIGURE 6-3:	RESET START-UP SEQUENCE
VDD Internal POR	
Power-Up Timer	
MCLR	
Internal RESET	
	Oscillator Modes – – – – – – – – – – – – – – – – – – –
External Crystal	◄ Tost▶
Oscillator Start-Up Timer	
Oscillator	
Fosc	
Internal Oscillator	
Oscillator	
Fosc	
External Clock (EC)	
CLKIN	
Fosc _	

### REGISTER 11-1: EEDATL: EEPROM DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			EEDA	T<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit	t	W = Writable bit		U = Unimpleme	ented bit, read as	'0'	
u = Bit is unchan	iged	x = Bit is unknow	'n	-n/n = Value at	POR and BOR/V	alue at all other Res	sets
'1' = Bit is set		'0' = Bit is cleare	d				

bit 7-0

EEDAT<7:0>: Read/write value for EEPROM data byte or Least Significant bits of program memory

### REGISTER 11-2: EEDATH: EEPROM DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			EEDA	T<13:8>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

#### bit 7-6 Unimplemented: Read as '0'

bit 5-0 EEDAT<13:8>: Read/write value for Most Significant bits of program memory

#### REGISTER 11-3: EEADRL: EEPROM ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			EEAD	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as	ʻ0'	
u = Bit is unchang	ged	x = Bit is unknowr	า	-n/n = Value at	POR and BOR/V	alue at all other Re	esets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0 EEADR<7:0>: Specifies the Least Significant bits for program memory address or EEPROM address

### REGISTER 11-4: EEADRH: EEPROM ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—				EEADR<14:8>	>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '1'

bit 6-0 EEADR<14:8>: Specifies the Most Significant bits for program memory address or EEPROM address

R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0		
EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD		
bit 7							bit C		
Logondi									
Legend: R = Readable	hit	W = Writable	hit	II – Unimplo	monted hit rea	d oo 'O'			
		x = Bit is unk		•	mented bit, read	R/Value at all c	than Basata		
S = Bit can or '1' = Bit is set	•						Inel Resels		
I = DILIS SEL		'0' = Bit is cle	areu		eared by hardw	Vale			
bit 7	EEPGD: Flas	sh Program/Da	ta EEPROM M	emory Select	bit				
		s program spa s data EEPRO	ce Flash memo M memory	ory					
bit 6			EEPROM or C	Configuration	Select bit				
	1 = Accesse	s Configuration	n, User ID and	Device ID Reg	gisters				
		-	m or data EEP	ROM Memory	/				
bit 5		Write Latches	•						
					EPGD = 1 (prog				
		next WR con ated.	nmand does no	ot initiate a w	rite; only the p	program memo	y latches are		
			mand writes a v	alue from EEI	DATH:EEDATL	into program m	emory latche		
					program memo		2		
	If CFGS = 0 a	and EEPGD =	0: (Accessing of	data EEPRON	1)				
					e to the data El	EPROM.			
bit 4	FREE: Progr	am Flash Eras	e Enable bit						
	<u>If CFGS = 1</u>	(Configuration	<u>space)</u> OR <u>CF</u>	GS = 0 and E	EPGD = 1 (prog	gram Flash):			
			operation on t	he next WR c	ommand (clear	ed by hardware	after comple		
		of erase). forms a write o	peration on the	next WR con	nmand.				
			<u>0:</u> (Accessing			and a write av			
hit 0	-			will initiate boi	n a erase cycle	and a write cyo	le.		
bit 3		PROM Error F	•	ram or oraco	soquence atte	mot or tormina	tion (hit is so		
	1 = Condition indicates an improper program or erase sequence attempt or termination (bit is set automatically on any set attempt (write '1') of the WR bit).								
			operation comp						
bit 2	WREN: Prog	ram/Erase Ena	able bit						
		rogram/erase o							
	-		rasing of progra	am Flash and	data EEPROM				
bit 1	WR: Write Co				,				
					n/erase operation	on. operation is co	mnlete		
			e set (not cleare				inpiete.		
					OM is complete	e and inactive.			
bit 0	RD: Read Co	ontrol bit							
						one cycle. RD	is cleared in		
			an only be set						
		i miliale a prog	ram Flash or d	αια ΕΕΓΚΟΙΝ	udia iedu.				

# REGISTER 11-5: EECON1: EEPROM CONTROL 1 REGISTER

PxM<	1:0>	Signal	0 Pulse Width	<b>—</b>	
00	(Single Output)	PxA Modulated		Period —	
00	(Single Output)		-	 : :	
		PxA Modulated	Delay	 Delay	i
10	(Half-Bridge)	PxB Modulated			<u>_</u>
		PxA Active	- : - : :		
01	(Full-Bridge, Forward)	PxB Inactive	- ' - ' '		
		PxC Inactive	- 1		
		PxD Modulated		I	
		PxA Inactive	- <u> </u>		<u> </u>
11	(Full-Bridge, Reverse)	PxB Modulated	-   - ¦	<u> </u>	
		PxC Active			
		PxD Inactive	-		1
Rola	ionships:				

#### **FIGURE 23-7: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)**

CPxCON<5:4>) \* (TMRx Prescale Value)

Pulse Width = IOSC \* (CCPRXL<7:0>:C
Delay = 4 \* Tosc \* (PWMxCON<6:0>)

# 23.4.2 FULL-BRIDGE MODE


In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 23-10.


In the Forward mode, pin CCPx/PxA is driven to its active state, pin PxD is modulated, while PxB and PxC will be driven to their inactive state as shown in Figure 23-11.

In the Reverse mode, PxC is driven to its active state, pin PxB is modulated, while PxA and PxD will be driven to their inactive state as shown Figure 23-11.

PxA, PxB, PxC and PxD outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the PxA, PxB, PxC and PxD pins as outputs.

### FIGURE 23-10: EXAMPLE OF FULL-BRIDGE APPLICATION





#### 23.4.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the PxM1 bit in the CCPxCON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the PxM1 bit of the CCPxCON register. The following sequence occurs four Timer cycles prior to the end of the current PWM period:

- The modulated outputs (PxB and PxD) are placed in their inactive state.
- The associated unmodulated outputs (PxA and PxC) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

See Figure 23-12 for an illustration of this sequence.

The Full-Bridge mode does not provide dead-band delay. As one output is modulated at a time, dead-band delay is generally not required. There is a situation where dead-band delay is required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn off time of the power switch, including the power device and driver circuit, is greater than the turn on time.


Figure 23-13 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time t1, the output PxA and PxD become inactive, while output PxC becomes active. Since the turn off time of the power devices is longer than the turn on time, a shoot-through current will flow through power devices QC and QD (see Figure 23-10) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- 1. Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.


Other options to prevent shoot-through current may exist.

# FIGURE 23-12: EXAMPLE OF PWM DIRECTION CHANGE



**Note 1:** The direction bit PxM1 of the CCPxCON register is written any time during the PWM cycle.

2: When changing directions, the PxA and PxC signals switch before the end of the current PWM cycle. The modulated PxB and PxD signals are inactive at this time. The length of this time is four Timer counts.



© 2008-2011 Microchip Technology Inc.

### 25.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 25-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all 8 or 9 bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

#### 25.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the RX/DT I/O pin as an input.

**Note 1:** If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

# 25.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 25.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note:	If the receive FIFO is overrun, no additional characters will be received until the overru condition is cleared. See <b>Section 25.1.2.</b>	n
	"Receive Overrun Error" for more	е
	information on overrun errors.	

# 25.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- · RCIE interrupt enable bit of the PIE1 register
- PEIE, Peripheral Interrupt Enable bit of the INTCON register
- GIE, Global Interrupt Enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

# 27.5 LCD Multiplex Types

The LCD driver module can be configured into one of four multiplex types:

- Static (only COM0 is used)
- 1/2 multiplex (COM<1:0> are used)
- 1/3 multiplex (COM<2:0> are used)
- 1/4 multiplex (COM<3:0> are used)

The LMUX<1:0> bit setting of the LCDCON register decides which of the LCD common pins are used (see Table 27-4 for details).

If the pin is a digital I/O, the corresponding TRIS bit controls the data direction. If the pin is a COM drive, then the TRIS setting of that pin is overridden.

Multiplex	LMUX <1:0>	СОМЗ	COM2	COM1
Static	00	Unused	Unused	Unused
1/2	01	Unused	Unused	Active
1/3	10	Unused	Active	Active
1/4	11	Active	Active	Active

TABLE 27-4: COMMON PIN USAGE

# 27.6 Segment Enables

The LCDSEn registers are used to select the pin function for each segment pin. The selection allows each pin to operate as either an LCD segment driver or as one of the pin's alternate functions. To configure the pin as a segment pin, the corresponding bits in the LCDSEn registers must be set to '1'.

If the pin is a digital I/O, the corresponding TRIS bit controls the data direction. Any bit set in the LCDSEn registers overrides any bit settings in the corresponding TRIS register.

Note: On a Power-on Reset, these pins are configured as normal I/O, not LCD pins.

# 27.7 Pixel Control

The LCDDATAx registers contain bits which define the state of each pixel. Each bit defines one unique pixel.

Register 27-6 shows the correlation of each bit in the LCDDATAx registers to the respective common and segment signals.

Any LCD pixel location not being used for display can be used as general purpose RAM.

# 27.8 LCD Frame Frequency

The rate at which the COM and SEG outputs change is called the LCD frame frequency.

#### TABLE 27-5: FRAME FREQUENCY FORMULAS

Multiplex	Frame Frequency =
Static	Clock source/(4 x 1 x (LPD Prescaler) x 32))
1/2	Clock source/(2 x 2 x (LPD Prescaler) x 32))
1/3	Clock source/(1 x 3 x (LPD Prescaler) x 32))
1/4	Clock source/(1 x 4 x (LPD Prescaler) x 32))

Note: Clock source is Fosc/256, T1OSC or LFINTOSC.

#### TABLE 27-6: APPROXIMATE FRAME FREQUENCY (IN Hz) USING Fosc @ 8 MHz, TIMER1 @ 32.768 kHz OR LFINTOSC

LP<3:0>	Static	1/2	1/3	1/4
2	122	122	162	122
3	81	81	108	81
4	61	61	81	61
5	49	49	65	49
6	41	41	54	41
7	35	35	47	35

# 27.12 Configuring the LCD Module

The following is the sequence of steps to configure the LCD module.

- 1. Select the frame clock prescale using bits LP<3:0> of the LCDPS register.
- 2. Configure the appropriate pins to function as segment drivers using the LCDSEn registers.
- 3. Configure the LCD module for the following using the LCDCON register:
  - Multiplex and Bias mode, bits LMUX<1:0>
  - Timing source, bits CS<1:0>
  - Sleep mode, bit SLPEN
- 4. Write initial values to pixel data registers, LCDDATA0 through LCDDATA11.
- 5. Clear LCD Interrupt Flag, LCDIF bit of the PIR2 register and if desired, enable the interrupt by setting bit LCDIE of the PIE2 register.
- Configure bias voltages by setting the LCDRL, LCDREF and the associated ANSELx registers as needed.
- 7. Enable the LCD module by setting bit LCDEN of the LCDCON register.

# 27.13 Disabling the LCD Module

To disable the LCD module, write all '0's to the LCDCON register.

# 27.14 LCD Current Consumption

When using the LCD module the current consumption consists of the following three factors:

- Oscillator Selection
- · LCD Bias Source
- Capacitance of the LCD segments

The current consumption of just the LCD module can be considered negligible compared to these other factors.

### 27.14.1 OSCILLATOR SELECTION

The current consumed by the clock source selected must be considered when using the LCD module. See the applicable Electrical Specifications Chapter for oscillator current consumption information.

#### 27.14.2 LCD BIAS SOURCE

The LCD bias source, internal or external, can contribute significantly to the current consumption. Use the highest possible resistor values while maintaining contrast to minimize current.

# 27.14.3 CAPACITANCE OF THE LCD SEGMENTS

The LCD segments which can be modeled as capacitors which must be both charged and discharged every frame. The size of the LCD segment and its technology determines the segment's capacitance.

# 28.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC16(L)F1934/6/7 devices to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Word 2 is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1.  $\overline{\text{MCLR}}$  is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete,  $\overline{\text{MCLR}}$  must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the  $\overline{\text{MCLR}}$  Reset function is automatically enabled and cannot be disabled. See **Section 6.3 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

# 28.3 Common Programming Interfaces


Connection to a target device is typically done through an ICSP<sup>™</sup> header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6 pin, 6 connector) configuration. See Figure 28-2.


#### FIGURE 28-2: ICD RJ-11 STYLE CONNECTOR INTERFACE



Another connector often found in use with the PICkit<sup>™</sup> programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 28-3.

# FIGURE 28-3: PICkit<sup>™</sup> STYLE CONNECTOR INTERFACE





# 30.2 DC Characteristics: PIC16(L)F1934/6/7-I/E (Industrial, Extended) (Continued)

PIC16LF	1934/36/37		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
PIC16F1	934/36/37		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$						
Param	Device		<b>T</b>	M	11		Conditions		
No.	Characteristics	Min.	Тур†	Max.	Units	VDD	Note		
	Supply Current (IDD) <sup>(1,</sup>	2)							
D013		—	50	100	μA	1.8	Fosc = 500 kHz		
		_	85	150	μA	3.0	EC Oscillator Low-Power mode		
D013		—	70	120	μA	1.8	Fosc = 500 kHz		
		_	115	170	μA	3.0	EC Oscillator Low-Power mode (Note 5)		
		—	120	200	μA	5.0			
D014		_	400	550	μA	1.8	Fosc = 4 MHz		
		-	700	1100	μA	3.0	EC Oscillator mode Medium Power mode		
D014		_	430	650	μA	1.8	Fosc = 4 MHz		
			720	1000	μA	3.0	EC Oscillator mode (Note 5) Medium Power mode		
			850	1200	μA	5.0			
D015			5.3	6.2	mA	3.0	Fosc = 32 MHz EC Oscillator High-Power mode		
		—	6.3	7.5	mA	3.6	EC Oscillator High-Power mode		
D015			5.3	6.5	mA	3.0	Fosc = 32 MHz		
		—	5.4	7.5	mA	5.0	EC Oscillator High-Power mode (Note 5)		
D016			5	12	μA	1.8	Fosc = 32 kHz, LFINTOSC mode (Note 4) -40°C $\leq$ Ta $\leq$ +85°C		
			8	16	μA	3.0	-40 U \set A \set A \set C		
D016		_	27	70	μA	1.8	Fosc = 32 kHz, LFINTOSC mode		
			34	80	μA	3.0	(Note 4, Note 5) -40°C ≤ TA ≤ +85°C		
		—	36	90	μA	5.0			

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in k $\Omega$ .

**4:** FVR and BOR are disabled.

5: 0.1 μF capacitor on VCAP (RA0).

6: 8 MHz crystal oscillator with 4x PLL enabled.

#### 30.4 DC Characteristics: PIC16(L)F1934/6/7-I/E (Continued)

	DC C	HARACTERISTICS		emperature	$-40^{\circ}C \le TA$	≤ +85°C	<b>otherwise stated)</b> for industrial C for extended
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
		VCAP Capacitor Charging					
D102		Charging current	—	200	_	μΑ	
D102A		Source/sink capability when charging complete	-	0.0	—	mA	

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are t not tested.


Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.


3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.






























P1B/P1C/P1D.See Enhanced Capture/Compare/ PWM+ (ECCP+)146
Pin Descriptions and Diagrams
PORTD Register
PORTD Register
PORTE
ANSELE Register149
Associated Registers 152
Pin Descriptions and Diagrams
PORTE Register
PORTE Register
Power-Down Mode (Sleep)111
Associated Registers 112
Power-on Reset
Power-up Timer (PWRT)88
Specifications
PR2 Register
Precision Internal Oscillator Parameters
Program Memory25
Map and Stack (PIC16(L)F1934)25
Map and Stack (PIC16(L)F1936, PIC16(L)F1937) 26
Map and Stack (PIC16F1934/LF1934)
Map and Stack (PIC16F1936/LF1936,
PIC16F1937/LF1937)
Programming Mode Exit
Programming, Device Instructions
PSTRxCON Register
PWM (ECCP Module)
PWM Steering
Steering Synchronization
PWM Mode. See Enhanced Capture/Compare/PWM 222 PWM Steering
P VVIVI SIEEUUUU / ///
-
PWMxCON Register
-
PWMxCON Register
PWMxCON Register         239 <b>R</b> RCREG         300
PWMxCON Register         239 <b>R</b> RCREG         300           RCREG Register         42
PWMxCON Register         239           R         300           RCREG         42           RCSTA Register         42, 303
PWMxCON Register         239           R         300           RCREG         42           RCSTA Register         42           RCSTA Register         42           Accenter         42           RCSTA Register         42           Reader Response         472
PWMxCON Register       239 <b>R</b> 300         RCREG       300         RCREG Register       42         RCSTA Register       42, 303         Reader Response       472         Read-Modify-Write Operations       367
PWMxCON Register         239           R         300           RCREG         42           RCSTA Register         42, 303           Reader Response         472
PWMxCON Register       239         R       300         RCREG megister       42         RCSTA Register       42, 303         Reader Response       472         Read-Modify-Write Operations       367         Register       310
PWMxCON Register       239         R       300         RCREG       300         RCREG Register       42         RCSTA Register       42, 303         Reader Response       472         Read-Modify-Write Operations       367         Register       310         RCREG Registers       310
PWMxCON Register       239         R       300         RCREG megister       42         RCSTA Register       42, 303         Reader Response       472         Read-Modify-Write Operations       367         Register       310
PWMxCON Register         239 <b>R</b> 300           RCREG         300           RCREG Register         42           RCSTA Register         42, 303           Reader Response         472           Read-Modify-Write Operations         367           Register         310           Registers         ADCON0 (ADC Control 0)
PWMxCON Register         239           R         300           RCREG         300           RCREG Register         42           RCSTA Register         42           RCSTA Register         42, 303           Reader Response         472           Read-Modify-Write Operations         367           Register         310           Registers         310           ADCON0 (ADC Control 0)         165           ADCON1 (ADC Control 1)         166           ADRESH (ADC Result High) with ADFM = 0)         167           ADRESH (ADC Result High) with ADFM = 1)         168
PWMxCON Register         239 <b>R</b> 300           RCREG         300           RCREG Register         42           RCSTA Register         42           RCSTA Register         42, 303           Reader Response         472           Read-Modify-Write Operations         367           Register         310           Registers         310           ADCON0 (ADC Control 0)         165           ADCON1 (ADC Control 1)         166           ADRESH (ADC Result High) with ADFM = 0)         167
PWMxCON Register         239           R         300           RCREG         300           RCREG Register         42           RCSTA Register         42           RCSTA Register         42, 303           Reader Response         472           Read-Modify-Write Operations         367           Register         310           Registers         310           ADCON0 (ADC Control 0)         165           ADCON1 (ADC Control 1)         166           ADRESH (ADC Result High) with ADFM = 0)         167           ADRESH (ADC Result High) with ADFM = 1)         168
PWMxCON Register       239 <b>R</b> 300         RCREG       300         RCREG Register       42         RCSTA Register       42, 303         Reader Response       472         Read-Modify-Write Operations       367         Register       310         Registers       310         Registers       310         ADCON0 (ADC Control 0)       165         ADCON1 (ADC Control 1)       166         ADRESH (ADC Result High) with ADFM = 0)       167         ADRESH (ADC Result High) with ADFM = 1)       168         ADRESL (ADC Result Low) with ADFM = 1)       168         ANSELA (PORTA Analog Select)       136
PWMxCON Register         239           R         300           RCREG         300           RCREG Register         42           RCSTA Register         42           RCSTA Register         42, 303           Reader Response         472           Read-Modify-Write Operations         367           Register         310           Registers         310           ADCON0 (ADC Control 0)         165           ADCON1 (ADC Control 1)         166           ADRESH (ADC Result High) with ADFM = 0)         167           ADRESH (ADC Result High) with ADFM = 1)         168           ADRESL (ADC Result Low) with ADFM = 1)         168           ANSELA (PORTA Analog Select)         136           ANSELB (PORTB Analog Select)         141
PWMxCON Register         239           R         300           RCREG         300           RCREG Register         42           RCSTA Register         42           RCSTA Register         42, 303           Reader Response         472           Read-Modify-Write Operations         367           Register         310           Registers         310           Registers         ADCON0 (ADC Control 0)           ADCON1 (ADC Control 1)         166           ADRESH (ADC Result High) with ADFM = 0)         167           ADRESH (ADC Result Low) with ADFM = 1)         168           ADRESL (ADC Result Low) with ADFM = 1)         168           ANSELA (PORTA Analog Select)         136           ANSELB (PORTB Analog Select)         141           ANSELD (PORTD Analog Select)         148
PWMxCON Register         239           R         300           RCREG         300           RCREG Register         42           RCSTA Register         42           RCSTA Register         42, 303           Reader Response         472           Read-Modify-Write Operations         367           Register         310           Registers         310           Registers         ADCON0 (ADC Control 0)           ADCON1 (ADC Control 1)         166           ADRESH (ADC Result High) with ADFM = 0)         167           ADRESH (ADC Result High) with ADFM = 1)         168           ADRESL (ADC Result Low) with ADFM = 1)         168           ANSELA (PORTA Analog Select)         136           ANSELB (PORTB Analog Select)         141           ANSELD (PORTD Analog Select)         148           ANSELE (PORTE Analog Select)         151
PWMxCON Register         239           R         300           RCREG Register         42           RCSTA Register         42           RCSTA Register         42, 303           Reader Response         472           Read-Modify-Write Operations         367           Register         310           Register         310           Registers         310           ADCON0 (ADC Control 0)         165           ADCON1 (ADC Control 1)         166           ADRESH (ADC Result High) with ADFM = 0)         167           ADRESH (ADC Result High) with ADFM = 1)         168           ADRESL (ADC Result Low) with ADFM = 1)         168           ANSELA (PORTA Analog Select)         136           ANSELB (PORTB Analog Select)         141           ANSELD (PORTD Analog Select)         148           ANSELE (PORTE Analog Select)         151           APFCON (Alternate Pin Function Control)         133
PWMxCON Register         239           R         300           RCREG Register         42           RCSTA Register         42           RCSTA Register         42, 303           Reader Response         472           Read-Modify-Write Operations         367           Register         310           Register         310           Registers         310           ADCON0 (ADC Control 0)         165           ADCON1 (ADC Control 1)         166           ADRESH (ADC Result High) with ADFM = 0)         167           ADRESH (ADC Result High) with ADFM = 1)         168           ADRESL (ADC Result Low) with ADFM = 1)         168           ANSELA (PORTA Analog Select)         136           ANSELB (PORTB Analog Select)         141           ANSELE (PORTE Analog Select)         148           ANSELE (PORTE Analog Select)         151           APFCON (Alternate Pin Function Control)         133           BAUDCON (Baud Rate Control)         304
PWMxCON Register         239           R         300           RCREG Register         42           RCSTA Register         42           RCSTA Register         42, 303           Reader Response         472           Read-Modify-Write Operations         367           Register         310           Register         310           Registers         310           ADCON0 (ADC Control 0)         165           ADCON1 (ADC Control 1)         166           ADRESH (ADC Result High) with ADFM = 0)         167           ADRESH (ADC Result High) with ADFM = 1)         168           ADRESL (ADC Result Low) with ADFM = 1)         168           ANSELA (PORTA Analog Select)         136           ANSELB (PORTB Analog Select)         141           ANSELE (PORTE Analog Select)         148           ANSELE (PORTE Analog Select)         151           APFCON (Alternate Pin Function Control)         133           BAUDCON (Baud Rate Control)         304           BORCON Brown-out Reset Control)         89
PWMxCON Register         239           R         300           RCREG Register         42           RCSTA Register         42           RCSTA Register         42, 303           Reader Response         472           Read-Modify-Write Operations         367           Register         310           Register         310           Registers         310           ADCON0 (ADC Control 0)         165           ADCON1 (ADC Control 1)         166           ADRESH (ADC Result High) with ADFM = 0)         167           ADRESH (ADC Result High) with ADFM = 1)         168           ADRESL (ADC Result Low) with ADFM = 1)         168           ANSELA (PORTA Analog Select)         136           ANSELB (PORTB Analog Select)         141           ANSELE (PORTE Analog Select)         143           ANSELE (PORTE Analog Select)         151           APFCON (Alternate Pin Function Control)         133           BAUDCON (Baud Rate Control)         304           BORCON Brown-out Reset Control)         89           CCPTMRS0 (PWM Timer Selection Control 0)         237
PWMxCON Register         239           R         300           RCREG Register         42           RCSTA Register         42           RCSTA Register         42, 303           Reader Response         472           Read-Modify-Write Operations         367           Register         367           Register         310           Registers         310           ADCON0 (ADC Control 0)         165           ADCON1 (ADC Control 1)         166           ADRESH (ADC Result High) with ADFM = 0)         167           ADRESH (ADC Result High) with ADFM = 1)         168           ADRESL (ADC Result Low) with ADFM = 1)         168           ANSELS (ADC Result Low) with ADFM = 1)         168           ANSELA (PORTA Analog Select)         141           ANSELA (PORTE Analog Select)         141           ANSELE (PORTE Analog Select)         148           ANSELE (PORTE Analog Select)         133           BAUDCON (Baud Rate Control)         304           BORCON Brown-out Reset Control)         89           CCPTMRS0 (PWM Timer Selection Control 0)         237           CCPTMRS1 (PWM Timer Selection Control 1)         237
PWMxCON Register         239           R         300           RCREG Register         42           RCSTA Register         42           RCSTA Register         42, 303           Reader Response         472           Read-Modify-Write Operations         367           Register         72           Read-Modify-Write Operations         367           Register         72           Red-Modify-Write Operations         367           Register         310           Registers         310           ADCON0 (ADC Control 0)         165           ADCON1 (ADC Control 1)         166           ADRESH (ADC Result High) with ADFM = 0)         167           ADRESH (ADC Result Low) with ADFM = 1)         168           ADRESL (ADC Result Low) with ADFM = 1)         168           ANSELA (PORTA Analog Select)         136           ANSELB (PORTB Analog Select)         141           ANSELB (PORTE Analog Select)         148           ANSELE (PORTE Analog Select)         151           APFCON (Alternate Pin Function Control)         304           BORCON Brown-out Reset Control)         89           CCPTMRS0 (PWM Timer Selection Control 0)         237           CCP
PWMxCON Register         239           R         300           RCREG Register         42           RCSTA Register         42           RCSTA Register         42, 303           Reader Response         472           Read-Modify-Write Operations         367           Register         367           Register         310           Registers         310           ADCON0 (ADC Control 0)         165           ADCON1 (ADC Control 1)         166           ADRESH (ADC Result High) with ADFM = 0)         167           ADRESH (ADC Result High) with ADFM = 1)         168           ADRESL (ADC Result Low) with ADFM = 1)         168           ANSELS (ADC Result Low) with ADFM = 1)         168           ANSELA (PORTA Analog Select)         141           ANSELA (PORTE Analog Select)         141           ANSELE (PORTE Analog Select)         148           ANSELE (PORTE Analog Select)         133           BAUDCON (Baud Rate Control)         304           BORCON Brown-out Reset Control)         89           CCPTMRS0 (PWM Timer Selection Control 0)         237           CCPTMRS1 (PWM Timer Selection Control 1)         237

CPSCON1 (Capacitive Sensing Control Register 1) 326 DACCON0
DACCON1
EEADRL (EEPROM Address)
EECON1 (EEPROM Control 1) 129
EECON2 (EEPROM Control 2)
EEDATH (EEPROM Data)
EEDATL (EEPROM Data)
FVRCON 158
INTCON (Interrupt Control) 100
IOCBF (Interrupt-on-Change Flag) 154
IOCBN (Interrupt-on-Change Negative Edge)
IOCBP (Interrupt-on-Change Positive Edge) 154
LATA (Data Latch PORTA) 135
LATB (Data Latch PORTB) 140
LATC (Data Latch PORTC) 144
LATD (Data Latch PORTD) 147
LATE (Data Latch PORTE)
LCDCON (LCD Control)
LCDCST (LCD Contrast Control)
LCDDATAx (LCD Data)
LCDPS (LCD Phase)
LCDREF (LCD Reference Voltage Control)
LCDRL (LCD Reference Voltage Control)
LCDSEn (LCD Segment Enable) 335
OPTION_REG (OPTION) 195
OSCCON (Oscillator Control) 83
OSCSTAT (Oscillator Status) 84
OSCTUNE (Oscillator Tuning) 85
PCON (Power Control Register)
PCON (Power Control)
PIE1 (Peripheral Interrupt Enable 1) 101
PIE2 (Peripheral Interrupt Enable 2) 102
PIE3 (Peripheral Interrupt Enable 3) 103
PIR1 (Peripheral Interrupt Register 1)
PIR2 (Peripheral Interrupt Request 2)
PIR3 (Peripheral Interrupt Request 3)
PORTA
PORTB
PORTC
PORTD
PORTE
PSTRxCON (PWM Steering Control)
DMMyCON (Enhanced DMM Control) 220
PWMxCON (Enhanced PWM Control)
RCSTA (Receive Status and Control) 303
RCSTA (Receive Status and Control)
RCSTA (Receive Status and Control)303Special Function, Summary39SRCON0 (SR Latch Control 0)191
RCSTA (Receive Status and Control)303Special Function, Summary39SRCON0 (SR Latch Control 0)191SRCON1 (SR Latch Control 1)192
RCSTA (Receive Status and Control)303Special Function, Summary39SRCON0 (SR Latch Control 0)191SRCON1 (SR Latch Control 1)192SSPADD (MSSP Address and Baud Rate,
RCSTA (Receive Status and Control)       303         Special Function, Summary       39         SRCON0 (SR Latch Control 0)       191         SRCON1 (SR Latch Control 1)       192         SSPADD (MSSP Address and Baud Rate,       1 <sup>2</sup> C Mode)       292
RCSTA (Receive Status and Control)       303         Special Function, Summary       39         SRCON0 (SR Latch Control 0)       191         SRCON1 (SR Latch Control 1)       192         SSPADD (MSSP Address and Baud Rate,       1 <sup>2</sup> C Mode)         SSPCON1 (MSSP Control 1)       292         SSPCON1 (MSSP Control 1)       289
RCSTA (Receive Status and Control)       303         Special Function, Summary       39         SRCON0 (SR Latch Control 0)       191         SRCON1 (SR Latch Control 1)       192         SSPADD (MSSP Address and Baud Rate,       1 <sup>2</sup> C Mode)         292       SSPCON1 (MSSP Control 1)       289         SSPCON2 (SSP Control 2)       290
RCSTA (Receive Status and Control)       303         Special Function, Summary       39         SRCON0 (SR Latch Control 0)       191         SRCON1 (SR Latch Control 1)       192         SSPADD (MSSP Address and Baud Rate,       1 <sup>2</sup> C Mode)         292       SSPCON1 (MSSP Control 1)       289         SSPCON2 (SSP Control 2)       290         SSPCON3 (SSP Control 3)       291
RCSTA (Receive Status and Control)       303         Special Function, Summary       39         SRCON0 (SR Latch Control 0)       191         SRCON1 (SR Latch Control 1)       192         SSPADD (MSSP Address and Baud Rate,       1 <sup>2</sup> C Mode)         L <sup>2</sup> C Mode)       292         SSPCON1 (MSSP Control 1)       289         SSPCON2 (SSP Control 2)       290         SSPCON3 (SSP Control 3)       291         SSPMSK (SSP Mask)       292
RCSTA (Receive Status and Control)       303         Special Function, Summary       39         SRCON0 (SR Latch Control 0)       191         SRCON1 (SR Latch Control 1)       192         SSPADD (MSSP Address and Baud Rate,       1 <sup>2</sup> C Mode)         292       SSPCON1 (MSSP Control 1)       289         SSPCON2 (SSP Control 2)       290         SSPCON3 (SSP Control 3)       291
RCSTA (Receive Status and Control)         303           Special Function, Summary.         39           SRCON0 (SR Latch Control 0)         191           SRCON1 (SR Latch Control 1)         192           SSPADD (MSSP Address and Baud Rate,         1 <sup>2</sup> C Mode)           I <sup>2</sup> C Mode)         292           SSPCON1 (MSSP Control 1)         289           SSPCON2 (SSP Control 2)         290           SSPCON3 (SSP Control 3)         291           SSPMSK (SSP Mask)         292           SSPATT (SSP Status)         288           STATUS         29
RCSTA (Receive Status and Control)         303           Special Function, Summary.         39           SRCON0 (SR Latch Control 0)         191           SRCON1 (SR Latch Control 1)         192           SSPADD (MSSP Address and Baud Rate,         1 <sup>2</sup> C Mode)           I <sup>2</sup> C Mode)         292           SSPCON1 (MSSP Control 1)         289           SSPCON2 (SSP Control 2)         290           SSPCON3 (SSP Control 3)         291           SSPMSK (SSP Mask)         292           SSPSTAT (SSP Status)         288
RCSTA (Receive Status and Control)       303         Special Function, Summary.       39         SRCON0 (SR Latch Control 0)       191         SRCON1 (SR Latch Control 1)       192         SSPADD (MSSP Address and Baud Rate,       1 <sup>2</sup> C Mode)         L <sup>2</sup> C Mode)       292         SSPCON1 (MSSP Control 1)       289         SSPCON2 (SSP Control 2)       290         SSPCON3 (SSP Control 3)       291         SSPMSK (SSP Mask)       292         SSPATT (SSP Status)       288         STATUS       29         T1CON (Timer1 Control)       205
RCSTA (Receive Status and Control)       303         Special Function, Summary       39         SRCON0 (SR Latch Control 0)       191         SRCON1 (SR Latch Control 1)       192         SSPADD (MSSP Address and Baud Rate,       1 <sup>2</sup> C Mode)         1 <sup>2</sup> C Mode)       292         SSPCON1 (MSSP Control 1)       289         SSPCON2 (SSP Control 2)       290         SSPCON3 (SSP Control 3)       291         SSPMSK (SSP Mask)       292         SSPATT (SSP Status)       288         STATUS       29         T1CON (Timer1 Control)       205         T1GCON (Timer1 Gate Control)       206
RCSTA (Receive Status and Control)       303         Special Function, Summary.       39         SRCON0 (SR Latch Control 0)       191         SRCON1 (SR Latch Control 1)       192         SSPADD (MSSP Address and Baud Rate,       1 <sup>2</sup> C Mode)         L <sup>2</sup> C Mode)       292         SSPCON1 (MSSP Control 1)       289         SSPCON2 (SSP Control 2)       290         SSPCON3 (SSP Control 3)       291         SSPMSK (SSP Mask)       292         SSPATT (SSP Status)       288         STATUS       29         T1CON (Timer1 Control)       205         T1GCON (Timer1 Gate Control)       206         TRISA (Tri-State PORTA)       135
RCSTA (Receive Status and Control)       303         Special Function, Summary.       39         SRCON0 (SR Latch Control 0)       191         SRCON1 (SR Latch Control 1)       192         SSPADD (MSSP Address and Baud Rate,       1 <sup>2</sup> C Mode)         L <sup>2</sup> C Mode)       292         SSPCON1 (MSSP Control 1)       289         SSPCON2 (SSP Control 2)       290         SSPCON3 (SSP Control 3)       291         SSPMSK (SSP Mask)       292         SSPATT (SSP Status)       288         STATUS       29         T1CON (Timer1 Control)       205         T1GCON (Timer1 Gate Control)       206         TRISA (Tri-State PORTA)       135         TRISB (Tri-State PORTB)       140
RCSTA (Receive Status and Control)       303         Special Function, Summary.       39         SRCON0 (SR Latch Control 0)       191         SRCON1 (SR Latch Control 1)       192         SSPADD (MSSP Address and Baud Rate,       1 <sup>2</sup> C Mode)         1 <sup>2</sup> C Mode)       292         SSPCON1 (MSSP Control 1)       289         SSPCON2 (SSP Control 2)       290         SSPCON3 (SSP Control 3)       291         SSPMSK (SSP Mask)       292         SSPATT (SSP Status)       288         STATUS       29         T1CON (Timer1 Control)       205         T1GCON (Timer1 Gate Control)       206         TRISA (Tri-State PORTA)       135         TRISB (Tri-State PORTB)       140         TRISC (Tri-State PORTC)       144
RCSTA (Receive Status and Control)       303         Special Function, Summary.       39         SRCON0 (SR Latch Control 0)       191         SRCON1 (SR Latch Control 1)       192         SSPADD (MSSP Address and Baud Rate,       1 <sup>2</sup> C Mode)         L <sup>2</sup> C Mode)       292         SSPCON1 (MSSP Control 1)       289         SSPCON2 (SSP Control 2)       290         SSPCON3 (SSP Control 3)       291         SSPMSK (SSP Mask)       292         SSPATT (SSP Status)       288         STATUS       29         T1CON (Timer1 Control)       205         T1GCON (Timer1 Gate Control)       206         TRISA (Tri-State PORTA)       135         TRISB (Tri-State PORTB)       140         TRISC (Tri-State PORTC)       144         TRISD (Tri-State PORTD)       147
RCSTA (Receive Status and Control)       303         Special Function, Summary.       39         SRCON0 (SR Latch Control 0)       191         SRCON1 (SR Latch Control 1)       192         SSPADD (MSSP Address and Baud Rate,       1 <sup>2</sup> C Mode)         L <sup>2</sup> C Mode)       292         SSPCON1 (MSSP Control 1)       289         SSPCON2 (SSP Control 2)       290         SSPCON3 (SSP Control 3)       291         SSPMSK (SSP Mask)       292         SSPATT (SSP Status)       288         STATUS       29         T1CON (Timer1 Control)       205         T1GCON (Timer1 Gate Control)       206         TRISA (Tri-State PORTA)       135         TRISB (Tri-State PORTB)       140         TRISC (Tri-State PORTC)       144         TRISD (Tri-State PORTD)       147         TRISE (Tri-State PORTD)       147
RCSTA (Receive Status and Control)       303         Special Function, Summary.       39         SRCON0 (SR Latch Control 0)       191         SRCON1 (SR Latch Control 1)       192         SSPADD (MSSP Address and Baud Rate,       1 <sup>2</sup> C Mode)         L <sup>2</sup> C Mode)       292         SSPCON1 (MSSP Control 1)       289         SSPCON2 (SSP Control 2)       290         SSPCON3 (SSP Control 3)       291         SSPMSK (SSP Mask)       292         SSPATT (SSP Status)       288         STATUS       29         T1CON (Timer1 Control)       205         T1GCON (Timer1 Gate Control)       206         TRISA (Tri-State PORTA)       135         TRISB (Tri-State PORTB)       140         TRISC (Tri-State PORTC)       144         TRISD (Tri-State PORTD)       147

CMxCON0 (Cx Control)185CMxCON1 (Cx Control 1)186Configuration Word 162Configuration Word 264CPSCON0 (Capacitive Sensing Control Register 0)325