

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 14x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1937-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.2 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data EEPROM protection are controlled independently. Internal access to the program memory and data EEPROM are unaffected by any code protection setting.

4.2.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Word 1. When \overline{CP} = 0, external reads and writes of program memory are inhibited and a read will return all 'o's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See Section 4.3 "Write Protection" for more information.

4.2.2 DATA EEPROM PROTECTION

The entire data EEPROM is protected from external reads and writes by the \overline{CPD} bit. When \overline{CPD} = 0, external reads and writes of data EEPROM are inhibited. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

4.3 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Word 2 define the size of the program memory block that is protected.

4.4 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See **Section 4.5 "Device ID and Revision ID"** for more information on accessing these memory locations. For more information on checksum calculation, see the "PIC16F193X/LF193X/PIC16F194X/LF194X/PIC16LF 190X Memory Programming Specification" (DS41397).


5.4.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- 2. Instructions begin execution by the internal oscillator at the frequency set in the IRCF<3:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- System clock is switched to external clock source.

5.4.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCSTAT register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or the internal oscillator.

FIGURE 5-8: TWO-SPEED START-UP



REGISTER 12-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 Unimplemented: Read as '0'.

bit 6 CCP3SEL: CCP3 Input/Output Pin Selection bit

For 28-Pin Devices (PIC16F1936):

0 = CCP3/P3A function is on RC6/TX/CK/CCP3/P3A/SEG9

1 = CCP3/P3A function is on RB5/AN13/CPS5/CCP3/P3A/T1G/COM1

For 40-Pin Devices (PIC16F1934/7):

0 = CCP3/P3A function is on RE0/AN5/CCP3/P3A/SEG21

1 = CCP3/P3A function is on RB5/AN13/CPS5/CCP3/P3A/T1G/COM1

bit 5 T1GSEL: Timer1 Gate Input Pin Selection bit

0 = T1G function is on RB5/AN13/CPS5/CCP3/P3A/T1G/COM1

1 = T1G function is on RC4/SDI/SDA/T1G/SEG11

bit 4 P2BSEL: CCP2 PWM B Output Pin Selection bit

For 28-Pin Devices (PIC16F1936):

0 = P2B function is on RC0/T1OSO/T1CKI/P2B

1 = P2B function is on RB5/AN13/P2B/CPS5/T1G/COM1

For 40-Pin Devices (PIC16F1934/7):

0 = P2B function is on RC0/T1OSO/T1CKI/P2B

1 = P2B function is on RD2/CPS10/P2B

bit 3 SRNQSEL: SR Latch nQ Output Pin Selection bit

0 = SRnQ function is on RA5/AN4/C2OUT/SRnQ/\overline{\ov

bit 2 C2OUTSEL: Comparator C2 Output Pin Selection bit

0 = C2OUT function is on RA5/AN4/C2OUT/SRnQ/SS/CPS7/SEG5/VCAP

1 = C2OUT function is on RA0/AN0/C12IN0-/C2OUT/SRnQ/SS/SEG12/VCAP

bit 1 SSSEL: SS Input Pin Selection bit

0 = SS function is on RA5/AN4/C2OUT/SRNQ/SS/CPS7/SEG5/VCAP

1 = SS function is on RA0/AN0/C12IN0-/C2OUT/SRNQ/SS/SEG12/VCAP

bit 0 CCP2SEL: CCP2 Input/Output Pin Selection bit

0 = CCP2/P2A function is on RC1/T1OSI/CCP2/P2A

1 = CCP2/P2A function is on RB3/AN9/C12IN2-/CPS3/CCP2/P2A/VLCD3

REGISTER 12-5: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 ANSA<5:0>: Analog Select between Analog or Digital Function on pins RA<5:0>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 15-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| _ | | 1 | | _ | _ | ADRES | S<9:8> |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared

bit 7-2 **Reserved**: Do not use.

bit 1-0 **ADRES<9:8>**: ADC Result Register bits Upper 2 bits of 10-bit conversion result

REGISTER 15-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<7:0>							
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 ADRES<7:0>: ADC Result Register bits

Lower 8 bits of 10-bit conversion result

18.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

See the applicable Electrical Specifications Chapter for more information.

18.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 21.6 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

18.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from either comparator, C1 or C2, can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 18-2) and the Timer1 Block Diagram (Figure 22-1) for more information.

18.5 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

Note:

Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.

18.6 Comparator Positive Input Selection

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- CxIN+ analog pin
- DAC
- FVR (Fixed Voltage Reference)
- · Vss (Ground)

See Section 14.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 17.0 "Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

NOTES:

23.4.2 FULL-BRIDGE MODE


In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 23-10.


In the Forward mode, pin CCPx/PxA is driven to its active state, pin PxD is modulated, while PxB and PxC will be driven to their inactive state as shown in Figure 23-11.

In the Reverse mode, PxC is driven to its active state, pin PxB is modulated, while PxA and PxD will be driven to their inactive state as shown Figure 23-11.

PxA, PxB, PxC and PxD outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the PxA, PxB, PxC and PxD pins as outputs.

FIGURE 23-10: EXAMPLE OF FULL-BRIDGE APPLICATION





25.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCON register starts the auto-baud calibration sequence (Figure 25-6). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 25-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 25-6. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH

and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.


- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 25.3.3 "Auto-Wake-up on Break").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - 3: During the auto-baud process, the auto-baud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

TABLE 25-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

Note: During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.

FIGURE 25-6: AUTOMATIC BAUD RATE CALIBRATION



REGISTER 26-1: CPSCON0: CAPACITIVE SENSING CONTROL REGISTER 0

R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R-0/0	R/W-0/0
CPSON	_	_	_	CPSRN	NG<1:0>	CPSOUT	T0XCS
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7 **CPSON:** CPS Module Enable bit 1 = CPS module is enabled

0 = CPS module is disabled

bit 6-4 **Unimplemented:** Read as '0'

bit 3-2 CPSRNG<1:0>: Capacitive Sensing Current Range

00 = Oscillator is off

01 = Oscillator is in Low Range. Charge/Discharge Current is nominally 0.1 μA 10 = Oscillator is in Medium Range. Charge/Discharge Current is nominally 1.2 μA 11 = Oscillator is in High Range. Charge/Discharge Current is nominally 18 μA

bit 1 CPSOUT: Capacitive Sensing Oscillator Status bit

1 = Oscillator is sourcing current (Current flowing out of the pin)
 0 = Oscillator is sinking current (Current flowing into the pin)

bit 0 TOXCS: Timer0 External Clock Source Select bit

If TMR0CS = 1:

The T0XCS bit controls which clock external to the core/Timer0 module supplies Timer0:

1 = Timer0 clock source is the capacitive sensing oscillator

0 = Timer0 clock source is the T0CKI pin

If TMR0CS = 0:

Timer0 clock source is controlled by the core/Timer0 module and is Fosc/4

REGISTER 27-7: LCDRL: LCD REFERENCE LADDER CONTROL REGISTERS

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
LRLAF	P<1:0>	LRLBF	P<1:0>	_		LRLAT<2:0>	
bit 7					bit 0		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 LRLAP<1:0>: LCD Reference Ladder A Time Power Control bits

During Time interval A (Refer to Figure 27-4):

00 = Internal LCD Reference Ladder is powered down and unconnected

01 = Internal LCD Reference Ladder is powered in Low-Power mode

10 = Internal LCD Reference Ladder is powered in Medium-Power mode

11 = Internal LCD Reference Ladder is powered in High-Power mode

bit 5-4 LRLBP<1:0>: LCD Reference Ladder B Time Power Control bits

During Time interval B (Refer to Figure 27-4):

00 = Internal LCD Reference Ladder is powered down and unconnected

01 = Internal LCD Reference Ladder is powered in Low-Power mode

10 = Internal LCD Reference Ladder is powered in Medium-Power mode

11 = Internal LCD Reference Ladder is powered in High-Power mode

bit 3 Unimplemented: Read as '0'

bit 2-0 LRLAT<2:0>: LCD Reference Ladder A Time Interval Control bits

Sets the number of 32 kHz clocks that the A Time Interval Power mode is active

For type A waveforms (WFT = 0):

000 = Internal LCD Reference Ladder is always in 'B' Power mode

001 = Internal LCD Reference Ladder is in 'A' Power mode for 1 clock and 'B' Power mode for 15 clocks

010 = Internal LCD Reference Ladder is in 'A' Power mode for 2 clocks and 'B' Power mode for 14 clocks

011 = Internal LCD Reference Ladder is in 'A' Power mode for 3 clocks and 'B' Power mode for 13 clocks

100 = Internal LCD Reference Ladder is in 'A' Power mode for 4 clocks and 'B' Power mode for 12 clocks

101 = Internal LCD Reference Ladder is in 'A' Power mode for 5 clocks and 'B' Power mode for 11 clocks

110 = Internal LCD Reference Ladder is in 'A' Power mode for 6 clocks and 'B' Power mode for 10 clocks

111 = Internal LCD Reference Ladder is in 'A' Power mode for 7 clocks and 'B' Power mode for 9 clocks

For type B waveforms (WFT = 1):

000 = Internal LCD Reference Ladder is always in 'B' Power mode.

001 = Internal LCD Reference Ladder is in 'A' Power mode for 1 clock and 'B' Power mode for 31 clocks

010 = Internal LCD Reference Ladder is in 'A' Power mode for 2 clocks and 'B' Power mode for 30 clocks

011 = Internal LCD Reference Ladder is in 'A' Power mode for 3 clocks and 'B' Power mode for 29 clocks

100 = Internal LCD Reference Ladder is in 'A' Power mode for 4 clocks and 'B' Power mode for 28 clocks

101 = Internal LCD Reference Ladder is in 'A' Power mode for 5 clocks and 'B' Power mode for 27 clocks

110 = Internal LCD Reference Ladder is in 'A' Power mode for 6 clocks and 'B' Power mode for 26 clocks

111 = Internal LCD Reference Ladder is in 'A' Power mode for 7 clocks and 'B' Power mode for 25 clocks

29.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[label] ADDFSR FSRn, k
Operands:	$-32 \le k \le 31$ $n \in [0, 1]$
Operation:	$FSR(n) + k \to FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.
	FSRn is limited to the range 0000h - FFFFh. Moving beyond these bounds will cause the FSR to wrap around.

ANDLW	AND literal with W
Syntax:	[label] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. $(k) \rightarrow (W)$
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

ADDLW	Add literal and W
Syntax:	[label] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \rightarrow (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[label] ASRF f {,d}
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f<7>)\rightarrow dest<7>$ $(f<7:1>)\rightarrow dest<6:0>,$ $(f<0>)\rightarrow C,$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.

ADDWFC	ADD W and CARRY bit to f
Syntax:	[label] ADDWFC f {,d}
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

MOVWI	Move W to INDFn
Syntax:	[label] MOVWI ++FSRn [label] MOVWIFSRn [label] MOVWI FSRn++ [label] MOVWI FSRn [label] MOVWI k[FSRn]
Operands:	$n \in [0,1]$ $mm \in [00,01, 10, 11]$ $-32 \le k \le 31$
Operation:	 W → INDFn Effective address is determined by FSR + 1 (preincrement) FSR - 1 (predecrement) FSR + k (relative offset) After the Move, the FSR value will be either: FSR + 1 (all increments) FSR - 1 (all decrements) Unchanged
Status Affected:	None

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h - FFFFh. Incrementing/decrementing it

around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

beyond these bounds will cause it to wrap

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP
	Lead OPTION DEC Desistes
OPTION	Load OPTION_REG Register with W
Syntax:	[label] OPTION
Operands:	None
Operation:	$(W) \to OPTION_REG$
Status Affected:	None
Description:	Move data from W register to OPTION_REG register.
Words:	1
	1
Cycles:	į.
•	OPTION
Cycles: Example:	·
•	OPTION Before Instruction OPTION_REG = 0xFF

RESET	Software Reset
Syntax:	[label] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by soft- ware.

Subtract W from literal

RRF Rotate Right f through Carry

Syntax: [label] RRF f,d

Operands: $0 \le f \le 127$

 $d \in [0,1]$


Operation: See description below

Status Affected: C

Description: The contents of register 'f' are rotated

one bit to the right through the Carry flag. If 'd' is 'o', the result is placed in the W register. If 'd' is '1', the result is

placed back in register 'f'.



Syntax: [label] SUBLW k Operands: $0 \le k \le 255$

Operation: $k - (W) \rightarrow (W)$ Status Affected: C, DC, Z

SUBLW

Description: The W register is subtracted (2's com-

plement method) from the eight-bit literal 'k'. The result is placed in the W

register.

C = 0	W > k
C = 1	$W \leq k$
DC = 0	W<3:0> > k<3:0>
DC = 1	W<3:0> ≤ k<3:0>

SLEEP Enter Sleep mode

Syntax: [label] SLEEP

Operands: None

Operation: $00h \rightarrow WDT$,

 $0 \to \underline{\text{WD}} \text{T prescaler,}$

 $\begin{array}{c}
1 \to \overline{\mathsf{TO}}, \\
0 \to \overline{\mathsf{PD}}
\end{array}$

Status Affected: TO, PD

Description: The power-down Status bit, \overline{PD} is

cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its pres-

caler are cleared.

The processor is put into Sleep mode

with the oscillator stopped.

SUBWF Subtract W from f

Syntax: [label] SUBWF f,d

Operands: $0 \le f \le 127$

 $d \in [0,1]$

Operation: (f) - (W) \rightarrow (destination)

Status Affected: C, DC, Z

Description: Subtract (2's complement method) W

register from register 'f'. If 'd' is '0', the

result is stored in the W

register. If 'd' is '1', the result is stored

back in register 'f.

C = 0	W > f
C = 1	$W \leq f$
DC = 0	W<3:0> > f<3:0>
DC = 1	W<3:0> ≤ f<3:0>

SUBWFB Subtract W from f with Borrow

Syntax: SUBWFB f {,d}

Operands: $0 \le f \le 127$

 $d \in [0,1]$

Operation: $(f) - (W) - (\overline{B}) \rightarrow dest$

Status Affected: C, DC, Z

Description: Subtract W and the BORROW flag

(CARRY) from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is

stored back in register 'f'.

30.6 Thermal Considerations

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40\,^{\circ}\text{C} \le \text{TA} \le +125\,^{\circ}\text{C}$

Operatin	ig temperatu	TE -40 C ≤ TA ≤ + 125 C		1	
Param No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θЈА	Thermal Resistance Junction to Ambient	60	°C/W	28-pin SPDIP package
			80	°C/W	28-pin SOIC package
			90	°C/W	28-pin SSOP package
			27.5	°C/W	28-pin UQFN 4x4mm package
			27.5	°C/W	28-pin QFN 6x6mm package
			47.2	°C/W	40-pin PDIP package
			46	°C/W	44-pin TQFP package
			24.4	°C/W	44-pin QFN 8x8mm package
TH02	θJC	Thermal Resistance Junction to Case	31.4	°C/W	28-pin SPDIP package
			24	°C/W	28-pin SOIC package
			24	°C/W	28-pin SSOP package
			24	°C/W	28-pin UQFN 4x4mm package
			24	°C/W	28-pin QFN 6x6mm package
			24.7	°C/W	40-pin PDIP package
			14.5	°C/W	44-pin TQFP package
			20	°C/W	44-pin QFN 8x8mm package
TH03	ТЈМАХ	Maximum Junction Temperature	150	°C	
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x VDD ⁽¹⁾
TH06	Pı/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	PDER	Derated Power		W	PDER = PDMAX (TJ - TA)/θJA ⁽²⁾

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature

3: T_J = Junction Temperature

FIGURE 31-11: VOH vs. IOH OVER TEMPERATURE (VDD = 5.0V)




FIGURE 31-12: Vol vs. Iol OVER TEMPERATURE (VDD = 5.0V)






FIGURE 31-13: VOH vs. IOH OVER TEMPERATURE (VDD = 3.0V)



28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) - 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	ILLIMETER	S	
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		0.40 BSC		
Overall Height	Α	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3		0.127 REF		
Overall Width	E		4.00 BSC		
Exposed Pad Width	E2	2.55	2.65	2.75	
Overall Length	D	4.00 BSC			
Exposed Pad Length	D2	2.55	2.65	2.75	
Contact Width	b	0.15	0.20	0.25	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

PWM Setup	219	Industrial and Extended (PIC16F/LF1934/36/37)	384
CCP1CON Register	44, 45	Development Support	441
CCPR1H Register	44, 45	Device Configuration	6′
CCPR1L Register		Code Protection	
CCPTMRS0 Register		Configuration Word	
CCPTMRS1 Register		User ID	
CCPxAS Register		Device Overview19	
CCPxCON (ECCPx) Register		Digital-to-Analog Converter (DAC)	
Clock Accuracy with Asynchronous Operation		Associated Registers	
Clock Sources		Effects of a Reset	
External Modes	71	Specifications	
EC		Specifications	400
		E	
HS		ECCD/CCD, Soo Enhanced Conture/Compare/DW/M	
LP		ECCP/CCP. See Enhanced Capture/Compare/PWM	445
OST		EEADR Registers	
RC		EEADRH Registers	
XT		EEADRL Register	
Internal Modes		EEADRL Registers	
HFINTOSC		EECON1 Register11	
Internal Oscillator Clock Switch Timing		EECON2 Register117	
LFINTOSC	75	EEDATH Register	
MFINTOSC	74	EEDATL Register	128
Clock Switching	78	EEPROM Data Memory	
CMOUT Register	186	Avoiding Spurious Write	
CMxCON0 Register	185	Write Verify	127
CMxCON1 Register	186	Effects of Reset	
Code Examples		PWM mode	221
A/D Conversion	164	Electrical Specifications (PIC16F/LF1934/36/37)	381
Changing Between Capture Prescalers	214	Enhanced Capture/Compare/PWM (ECCP)	
Initializing PORTA		Enhanced PWM Mode	222
Initializing PORTE		Auto-Restart	231
Write Verify		Auto-shutdown	
Writing to Flash Program Memory		Direction Change in Full-Bridge Output Mode	
Comparator		Full-Bridge Application	
Associated Registers	187 188	Full-Bridge Mode	
Operation		Half-Bridge Application	
Comparator Module		Half-Bridge Application Examples	
Cx Output State Versus Input Conditions		Half-Bridge Mode	
Comparator Specifications		Output Relationships (Active-High and	
Comparators		Active-Low)	223
C2OUT as T1 Gate	100	Output Relationships Diagram	
Compare Module. See Enhanced Capture/Compar		Programmable Dead Band Delay	
PWM (ECCP)	C/	Shoot-through Current	
CONFIG1 Register	62	Start-up Considerations	
		Specifications	
CONFIG2 Register		Enhanced Mid-range CPU	
Core Registers		Enhanced Universal Synchronous Asynchronous	20
CPSCON0 Register		· · · · · · · · · · · · · · · · · · ·	202
CPSCON1 Register		Receiver Transmitter (EUSART)	
Customer Change Notification Service		Errata	
Customer Notification Service		EUSART	293
Customer Support	471	Associated Registers	000
D		Baud Rate Generator	
		Asynchronous Mode	
DACCON0 (Digital-to-Analog Converter Control 0)	470	12-bit Break Transmit and Receive	313
Register	178	Associated Registers	004
DACCON1 (Digital-to-Analog Converter Control 1)	470	Receive	
Register		Transmit	
Memory		Auto-Wake-up on Break	
Associated Registers		Baud Rate Generator (BRG)	
Code Protection		Clock Accuracy	
Reading		Receiver	
Writing		Setting up 9-bit Mode with Address Detect	
Data Memory		Transmitter	295
DC and AC Characteristics	413	Baud Rate Generator (BRG)	
DC Characteristics		Auto Baud Rate Detect	
Extended and Industrial (PIC16F/LF1934/36/3	37) 391	Baud Rate Error, Calculating	305

DIAMA: (ECCD.)	CPSCON1 (Capacitive Sensing Control Register 1	326
PWM+ (ECCP+)146	DACCON0	178
Pin Descriptions and Diagrams146	DACCON1	178
PORTD Register39, 41	EEADRL (EEPROM Address)	128
PORTD Register 147	EECON1 (EEPROM Control 1)	129
PORTE149	EECON2 (EEPROM Control 2)	130
ANSELE Register149	EEDATH (EEPROM Data)	128
Associated Registers152	EEDATL (EEPROM Data)	128
Pin Descriptions and Diagrams149	FVRCON	158
PORTE Register39, 41	INTCON (Interrupt Control)	100
PORTE Register 150	IOCBF (Interrupt-on-Change Flag)	154
Power-Down Mode (Sleep)111	IOCBN (Interrupt-on-Change Negative Edge)	154
Associated Registers112	IOCBP (Interrupt-on-Change Positive Edge)	154
Power-on Reset 88	LATA (Data Latch PORTA)	135
Power-up Timer (PWRT)88	LATB (Data Latch PORTB)	140
Specifications401	LATC (Data Latch PORTC)	144
PR2 Register	LATD (Data Latch PORTD)	147
Precision Internal Oscillator Parameters397	LATE (Data Latch PORTE)	
Program Memory	LCDCON (LCD Control)	331
Map and Stack (PIC16(L)F1934)25	LCDCST (LCD Contrast Control)	
Map and Stack (PIC16(L)F1936, PIC16(L)F1937) 26	LCDDATAx (LCD Data)335	
Map and Stack (PIC16F1934/LF1934)	LCDPS (LCD Phase)	
Map and Stack (PIC16F1936/LF1936,	LCDREF (LCD Reference Voltage Control)	
PIC16F1937/LF1937)31	LCDRL (LCD Reference Voltage Control)	
Programming Mode Exit90	LCDSEn (LCD Segment Enable)	
Programming, Device Instructions	OPTION_REG (OPTION)	
PSTRxCON Register240	OSCCON (Oscillator Control)	
PWM (ECCP Module)	OSCSTAT (Oscillator Status)	
PWM Steering233	OSCTUNE (Oscillator Tuning)	
Steering Synchronization	PCON (Power Control Register)	
PWM Mode. See Enhanced Capture/Compare/PWM 222	PCON (Power Control)	
PWM Steering233	PIE1 (Peripheral Interrupt Enable 1)	
PWMxCON Register239	PIE2 (Peripheral Interrupt Enable 2)	
·	PIE3 (Peripheral Interrupt Enable 3)	
R	PIR1 (Peripheral Interrupt Register 1)	
DODEO		
RCREG300		
RCREG	PIR2 (Peripheral Interrupt Request 2)	105
	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3)	105 106
RCREG Register42	PIR2 (Peripheral Interrupt Request 2)	105 106 135
RCREG Register42 RCSTA Register42, 303	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB	105 106 135 140
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA	105 106 135 140 144
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367	PIR2 (Peripheral Interrupt Request 2)	105 106 135 140 144 147
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register RCREG Register 310 Registers 310	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTD	105 106 135 140 144 147
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register RCREG Register 310 Registers 310	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control)	105 106 135 140 144 147 150 240
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register RCREG Register 310	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMxCON (Enhanced PWM Control)	105 106 135 140 147 150 240 239
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers ADCON0 (ADC Control 0) 165	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCSTA (Receive Status and Control)	105 106 135 140 147 150 240 239 303
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMxCON (Enhanced PWM Control)	105 106 135 140 144 150 240 239 303 39
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0)	105 106 135 140 147 150 240 239 303 39
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary	105 106 135 140 147 150 240 239 303 39
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 0) 167	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1)	105 106 135 140 144 147 150 240 239 303 39 191
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, I ² C Mode)	105 106 135 140 144 147 150 240 239 303 39 191 192
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 0) 167 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate,	105 106 135 140 144 147 150 240 239 303 39 191 192 292 289
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 0) 167 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, I ² C Mode) SSPCON1 (MSSP Control 1) SSPCON2 (SSP Control 2)	105 106 135 140 144 147 240 239 303 39 191 192 292 289 290
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register RCREG Register 310 Registers ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 0) 167 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELD (PORTD Analog Select) 148	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRxCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, I ² C Mode) SSPCON1 (MSSP Control 1)	105 106 135 140 147 150 240 239 303 39 191 192 289 290 291
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 0) 167 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELD (PORTD Analog Select) 148 ANSELE (PORTE Analog Select) 151	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, I ² C Mode) SSPCON1 (MSSP Control 1) SSPCON2 (SSP Control 2) SSPCON3 (SSP Control 3)	105 106 135 140 144 147 150 240 239 303 39 191 192 289 292 291 292
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 0) 167 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELD (PORTD Analog Select) 148 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMxCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, I ² C Mode) SSPCON1 (MSSP Control 1) SSPCON2 (SSP Control 2) SSPCON3 (SSP Control 3) SSPMSK (SSP Mask)	105 106 135 140 144 147 150 240 239 303 39 191 192 289 292 291 292 288
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 0) 167 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELD (PORTD Analog Select) 148 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133 BAUDCON (Baud Rate Control) 304	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMXCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, I ² C Mode) SSPCON1 (MSSP Control 1) SSPCON2 (SSP Control 2) SSPCON3 (SSP Control 3) SSPMSK (SSP Mask) SSPSTAT (SSP Status)	105 106 135 140 144 147 150 240 239 303 39 191 192 288 290 291 292 288 292 288
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register RCREG Register 310 Registers ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 0) 167 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELD (PORTD Analog Select) 148 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133 BAUDCON (Baud Rate Control) 304 BORCON Brown-out Reset Control) 89	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMXCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, I ² C Mode) SSPCON1 (MSSP Control 1) SSPCON2 (SSP Control 2) SSPCON3 (SSP Control 3) SSPMSK (SSP Mask) SSPSTAT (SSP Status) STATUS T1CON (Timer1 Control)	105 106 135 140 144 147 150 240 239 303 39 191 192 289 290 291 292 288 290 291 292 288
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 0) 167 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELD (PORTD Analog Select) 148 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133 BAUDCON (Baud Rate Control) 304 BORCON Brown-out Reset Control) 89 CCPTMRS0 (PWM Timer Selection Control 0) 237	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMXCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, I ² C Mode) SSPCON1 (MSSP Control 1) SSPCON2 (SSP Control 2) SSPCON3 (SSP Control 3) SSPMSK (SSP Mask) SSPSTAT (SSP Status) STATUS T1CON (Timer1 Control)	105 106 135 140 144 147 150 240 239 303 39 191 192 288 290 291 292 288 290 291 292 288 290 291 292 288
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register RCREG Register 310 Registers ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELD (PORTD Analog Select) 148 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133 BAUDCON (Baud Rate Control) 304 BORCON Brown-out Reset Control) 89 CCPTMRS0 (PWM Timer Selection Control 0) 237 CCPTMRS1 (PWM Timer Selection Control 1) 237 CCPXAS (CCPx Auto-Shutdown Control) 238 CCPXCON (ECCPx Control) 236	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMXCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, I ² C Mode) SSPCON1 (MSSP Control 1) SSPCON2 (SSP Control 2) SSPCON3 (SSP Control 3) SSPMSK (SSP Mask) SSPSTAT (SSP Status) STATUS T1CON (Timer1 Control) T1GCON (Timer1 Gate Control)	105 106 135 140 144 147 150 240 239 303 39 191 192 288 290 291 292 288 290 291 292 288 290 291 292 288 290 291
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register RCREG Register 310 Registers ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 0) 167 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELB (PORTE Analog Select) 148 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133 BAUDCON (Baud Rate Control) 304 BORCON Brown-out Reset Control) 89 CCPTMRS0 (PWM Timer Selection Control 0) 237 CCPTMRS1 (PWM Timer Selection Control) 238	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMXCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, I ² C Mode) SSPCON1 (MSSP Control 1) SSPCON2 (SSP Control 2) SSPCON3 (SSP Control 3) SSPMSK (SSP Mask) SSPSTAT (SSP Status) STATUS T1CON (Timer1 Control)	105 106 135 140 144 147 150 240 239 303 39 191 192 292 289 290 291 292 293 191 192 292 294 294 295 294 295 296 296 297 298 298 299 291 292 298 298 299 298 298 299 291 292 298 298 298 298 298 299 298 298 299 298 299 298 298 299 298 299 298 299 298 299 298 299 298 299 298 299 298 299 298 299 298 299 298 299 298 299 298 299 298 299 298 298 299 298 298 298 299 298
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register RCREG Register 310 Registers ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELD (PORTD Analog Select) 148 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133 BAUDCON (Baud Rate Control) 304 BORCON Brown-out Reset Control) 89 CCPTMRS0 (PWM Timer Selection Control 0) 237 CCPTMRS1 (PWM Timer Selection Control 1) 237 CCPXAS (CCPx Auto-Shutdown Control) 238 CCPXCON (ECCPx Control) 236	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMXCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, I²C Mode) SSPCON1 (MSSP Control 1) SSPCON2 (SSP Control 2) SSPCON3 (SSP Control 3) SSPMSK (SSP Mask) SSPSTAT (SSP Status) STATUS T1CON (Timer1 Control) T1GCON (Timer1 Gate Control) TRISA (Tri-State PORTA) TRISB (Tri-State PORTB) TRISC (Tri-State PORTC)	105 106 135 140 144 147 150 240 239 303 39 191 192 289 290 292 288 290 291 292 288 140 144
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register RCREG Register 310 Registers ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELB (PORTE Analog Select) 148 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133 BAUDCON (Baud Rate Control) 304 BORCON Brown-out Reset Control) 89 CCPTMRS0 (PWM Timer Selection Control 0) 237 CCPTMRS1 (PWM Timer Selection Control 1) 237 CCPXAS (CCPx Auto-Shutdown Control) 238 CMOUT (Comparator Output) 186	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMXCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, I²C Mode) SSPCON1 (MSSP Control 1) SSPCON2 (SSP Control 2) SSPCON3 (SSP Control 3) SSPMSK (SSP Mask) SSPSTAT (SSP Status) STATUS T1CON (Timer1 Control) T1GCON (Timer1 Gate Control) TRISA (Tri-State PORTA) TRISB (Tri-State PORTB)	105 106 135 140 144 147 150 240 239 303 39 191 192 292 289 290 292 288 29 303 191 192 192 292 288 290 291 292 288 290 303
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register RCREG Register 310 Registers ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result High) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELB (PORTE Analog Select) 148 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133 BAUDCON (Baud Rate Control) 304 BORCON Brown-out Reset Control) 89 CCPTMRS0 (PWM Timer Selection Control 0) 237 CCPTMRS1 (PWM Timer Selection Control 1) 237 CCPXAS (CCPx Auto-Shutdown Control) 238 CMOUT (Comparator Output) 186 CMXCON0 (Cx Control) 185	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMXCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, I²C Mode) SSPCON1 (MSSP Control 1) SSPCON2 (SSP Control 2) SSPCON3 (SSP Control 3) SSPMSK (SSP Mask) SSPSTAT (SSP Status) STATUS T1CON (Timer1 Control) T1GCON (Timer1 Gate Control) TRISA (Tri-State PORTA) TRISB (Tri-State PORTD) TRISC (Tri-State PORTD)	105 106 135 140 144 147 150 240 239 303 39 191 192 289 292 292 205 210 135 140 144 147 150
RCREG Register 42 RCSTA Register 42, 303 Reader Response 472 Read-Modify-Write Operations 367 Register 310 Registers 310 ADCON0 (ADC Control 0) 165 ADCON1 (ADC Control 1) 166 ADRESH (ADC Result High) with ADFM = 0) 167 ADRESH (ADC Result Low) with ADFM = 1) 168 ADRESL (ADC Result Low) with ADFM = 1) 168 ANSELA (PORTA Analog Select) 136 ANSELB (PORTB Analog Select) 141 ANSELB (PORTB Analog Select) 148 ANSELE (PORTE Analog Select) 151 APFCON (Alternate Pin Function Control) 133 BAUDCON (Baud Rate Control) 304 BORCON Brown-out Reset Control) 89 CCPTMRS0 (PWM Timer Selection Control 0) 237 CCPTMRS1 (PWM Timer Selection Control 1) 237 CCPXAS (CCPx Auto-Shutdown Control) 238 CMOUT (Comparator Output) 186 CMXCON0 (Cx Control) 185 CMXCON1 (Cx Control) 185	PIR2 (Peripheral Interrupt Request 2) PIR3 (Peripheral Interrupt Request 3) PORTA PORTB PORTC PORTD PORTE PSTRXCON (PWM Steering Control) PWMXCON (Enhanced PWM Control) RCSTA (Receive Status and Control) Special Function, Summary SRCON0 (SR Latch Control 0) SRCON1 (SR Latch Control 1) SSPADD (MSSP Address and Baud Rate, I²C Mode) SSPCON1 (MSSP Control 1) SSPCON2 (SSP Control 2) SSPCON3 (SSP Control 3) SSPMSK (SSP Mask) SSPSTAT (SSP Status) STATUS T1CON (Timer1 Control) T1GCON (Timer1 Gate Control) TRISA (Tri-State PORTA) TRISB (Tri-State PORTD) TRISC (Tri-State PORTD) TRISC (Tri-State PORTE)	105 106 135 140 144 147 150 240 239 303 39 191 192 292 288 291 292 288 291 144 147 150 140 144 147 150 211