E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LCD, POR, PWM, WDT
Number of I/O	82
Program Memory Size	2MB (2M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f437vit7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Introduction

This datasheet provides the description of the STM32F437xx and STM32F439xx line of microcontrollers. For more details on the whole STMicroelectronics STM32 family, please refer to *Section 2.1: Full compatibility throughout the family*.

The STM32F437xx and STM32F439xx datasheet should be read in conjunction with the STM32F4xx reference manual.

For information on the Cortex[®]-M4 core, please refer to the Cortex[®]-M4 programming manual (PM0214), available from *www.st.com*.



3.21 V_{BAT} operation

The V_{BAT} pin allows to power the device V_{BAT} domain from an external battery, an external supercapacitor, or from V_{DD} when no external battery and an external supercapacitor are present.

 V_{BAT} operation is activated when V_{DD} is not present.

The V_{BAT} pin supplies the RTC, the backup registers and the backup SRAM.

Note: When the microcontroller is supplied from V_{BAT} , external interrupts and RTC alarm/events do not exit it from V_{BAT} operation.

When PDR_ON pin is not connected to V_{DD} (Internal Reset OFF), the V_{BAT} functionality is no more available and V_{BAT} pin should be connected to VDD.

3.22 Timers and watchdogs

The devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.

All timer counters can be frozen in debug mode.

Table 6 compares the features of the advanced-control, general-purpose and basic timers.



Eight DAC trigger inputs are used in the device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

3.42 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.43 Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F43x through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.



	Pin number												
LQFP100	LQFP144	UFBGA169	UFBGA176	LQFP176	WLCSP143	LQFP208	TFBGA216	Pin name (function after reset) ⁽¹⁾	Pin type	I / O structure	Notes	Alternate functions	Additional functions
49	71	N9	M10	81	N2	92	L11	V _{CAP_1}	S	-	-	-	-
-	-	-	-	-	H2	93	K9	V _{SS}	S	-	-	-	-
50	72	F8	N10	82	J6	94	L10	V _{DD}	S	-	-	-	-
-	-	-	-	-	-	95	M14	PJ5	I/O	-	-	LCD_R6, EVENTOUT	-
-	-	N10	M11	83	-	96	P13	PH6	I/O	FT	-	I2C2_SMBA, SPI5_SCK, TIM12_CH1, ETH_MII_RXD2, FMC_SDNE1, DCMI_D8, EVENTOUT	-
-	-	M10	N12	84	-	97	N13	PH7	I/O	FT	-	I2C3_SCL, SPI5_MISO, ETH_MII_RXD3, FMC_SDCKE1, DCMI_D9, EVENTOUT	-
-	-	L10	M12	85	-	98	P14	PH8	I/O	FT	-	I2C3_SDA, FMC_D16, DCMI_HSYNC, LCD_R2, EVENTOUT	-
-	-	K10	M13	86	-	99	N14	PH9	I/O	FT	-	I2C3_SMBA, TIM12_CH2, FMC_D17, DCMI_D0, LCD_R3, EVENTOUT	-
-	-	N11	L13	87	-	100	P15	PH10	I/O	FT	-	TIM5_CH1, FMC_D18, DCMI_D1, LCD_R4, EVENTOUT	-
-	-	M11	L12	88	-	101	N15	PH11	I/O	FT	-	TIM5_CH2, FMC_D19, DCMI_D2, LCD_R5, EVENTOUT	-
-	-	L11	K12	89	-	102	M15	PH12	I/O	FT	-	TIM5_CH3, FMC_D20, DCMI_D3, LCD_R6, EVENTOUT	-
-	-	E7	H12	90	-	-	K10	V _{SS}	S	-	-	-	-
-	-	H8	J12	91	-	103	K11	V _{DD}	S	-	-	-	-

Table 10. STM32F437xx an	d STM32F439xx pin and ball	definitions (continued)
--------------------------	----------------------------	-------------------------





Pinouts and pin description

Pin name	CF	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND16	SDRAM
PE11	D8	D8	DA8	D8	D8
PE12	D9	D9	DA9	D9	D9
PE13	D10	D10	DA10	D10	D10
PE14	D11	D11	DA11	D11	D11
PE15	D12	D12	DA12	D12	D12
PD8	D13	D13	DA13	D13	D13
PD9	D14	D14	DA14	D14	D14
PD10	D15	D15	DA15	D15	D15
PH8		D16			D16
PH9		D17			D17
PH10		D18			D18
PH11		D19			D19
PH12		D20			D20
PH13		D21			D21
PH14		D22			D22
PH15		D23			D23
PI0		D24			D24
PI1		D25			D25
PI2		D26			D26
PI3		D27			D27
PI6		D28			D28
PI7		D29			D29
PI9		D30			D30
PI10		D31			D31
PD7		NE1	NE1	NCE2	
PG9		NE2	NE2	NCE3	
PG10	NCE4_1	NE3	NE3		
PG11	NCE4_2				
PG12		NE4	NE4		
PD3		CLK	CLK		
PD4	NOE	NOE	NOE	NOE	
PD5	NWE	NWE	NWE	NWE	
PD6	NWAIT	NWAIT	NWAIT	NWAIT	
PB7		NL(NADV)	NL(NADV)		

Table 11. FMC pin definition (continued)



Bus	Boundary address	Peripheral		
	0x4008 0000- 0x4FFF FFFF	Reserved		
	0x4004 0000 - 0x4007 FFFF	USB OTG HS		
	0x4002 BC00- 0x4003 FFFF	Reserved		
	0x4002 B000 - 0x4002 BBFF	DMA2D		
	0x4002 9400 - 0x4002 AFFF	Reserved		
	0x4002 9000 - 0x4002 93FF			
	0x4002 8C00 - 0x4002 8FFF			
	0x4002 8800 - 0x4002 8BFF	ETHERNET MAC		
	0x4002 8400 - 0x4002 87FF			
	0x4002 8000 - 0x4002 83FF			
	0x4002 6800 - 0x4002 7FFF	Reserved		
	0x4002 6400 - 0x4002 67FF	DMA2		
	0x4002 6000 - 0x4002 63FF	DMA1		
	0X4002 5000 - 0X4002 5FFF	Reserved		
	0x4002 4000 - 0x4002 4FFF	BKPSRAM		
AHB1	0x4002 3C00 - 0x4002 3FFF	Flash interface register		
	0x4002 3800 - 0x4002 3BFF	RCC		
	0X4002 3400 - 0X4002 37FF	Reserved		
	0x4002 3000 - 0x4002 33FF	CRC		
	0x4002 2C00 - 0x4002 2FFF	Reserved		
	0x4002 2800 - 0x4002 2BFF	GPIOK		
	0x4002 2400 - 0x4002 27FF	GPIOJ		
	0x4002 2000 - 0x4002 23FF	GPIOI		
	0x4002 1C00 - 0x4002 1FFF	GPIOH		
	0x4002 1800 - 0x4002 1BFF	GPIOG		
	0x4002 1400 - 0x4002 17FF	GPIOF		
	0x4002 1000 - 0x4002 13FF	GPIOE		
	0X4002 0C00 - 0x4002 0FFF	GPIOD		
	0x4002 0800 - 0x4002 0BFF	GPIOC		
	0x4002 0400 - 0x4002 07FF	GPIOB		
	0x4002 0000 - 0x4002 03FF	GPIOA		

Table 13. STM32F437xx and STM32F439xx register boundary addresses (continued)



Operating conditions 6.3

6.3.1 **General operating conditions**

Table 17	. General operating conditions	
		Г

Symbol	Parameter	Conditions ⁽¹⁾		Min	Тур	Max	Unit
		Power Scale 3 (VOS[1:0] bits PWR_CR register = 0x01), Re ON, over-drive OFF	0	-	120		
f _{HCLK}		Power Scale 2 (VOS[1:0] bits	Over- drive OFF	0	-	144	
	Internal AHB clock frequency	Regulator ON	Over- drive ON	0	-	168	
		Power Scale 1 (VOS[1:0] bits	Over- drive OFF	0	-	168	MHz
		Regulator ON	Over- drive ON	U	-	180	
f	Internal APB1 clock frequency	Over-drive OFF		0	-	42	
'PCLK1		Over-drive ON	0	-	45	-	
f	Internal APB2 clock frequency	Over-drive OFF		0	-		84
'PCLK2	Internal AF BZ Clock frequency	Over-drive ON	0	-	90		
V _{DD}	Standard operating voltage				-	3.6	
V _{DDA}	Analog operating voltage (ADC limited to 1.2 M samples)	Must be the same potential as $\mathcal{V}_{(5)}$			-	2.4	
(3)(4)	Analog operating voltage (ADC limited to 2.4 M samples)		2.4	-	3.6	v	
V _{BAT}	Backup operating voltage		1.65	-	3.6		
		Power Scale 3 ((VOS[1:0] bits PWR_CR register = 0x01), 12 HCLK max frequency	1.08	1.14	1.20		
V ₁₂	Regulator ON: 1.2 V internal voltage on V _{CAP_1} /V _{CAP_2} pins	Power Scale 2 ((VOS[1:0] bits in PWR_CR register = 0x10), 144 MHz HCLK max frequency with over-drive OFF or 168 MHz with over-drive ON			1.26	1.32	
		Power Scale 1 ((VOS[1:0] bits in PWR_CR register = 0x11), 168 MHz HCLK max frequency with over-drive OFF or 180 MHz with over-drive ON			1.32	1.40	V
	Regulator OFF: 1.2 V external	Max frequency 120 MHz		1.10	1.14	1.20	1
	voltage must be supplied from external regulator on	Max frequency 144 MHz		1.20	1.26	1.32	1
	V _{CAP 1} /V _{CAP 2} pins ⁽⁶⁾	Max frequency 168 MHz	1.26	1.32	1.38	1	



Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Тур	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit	
			180	78	89 ⁽³⁾	110	130 ⁽³⁾		
			168	66	75 ⁽³⁾	93	110 ⁽³⁾		
			150	56	61	80	96		
			144	54	58	78	94		
			120	40	44	59	72		
		All	90	32	34	46	56		
		Peripherals	60	22	23	31	38		
		enabled ⁽²⁾	30	10	16	30	43		
			25	9	14	28	40	- mA	
			16	5	12	25	40		
			8	3	8	22	35		
			4	3	7	21	34		
	Supply current in Sleep mode		2	2	6.5	20	33		
'DD			180	21	26 ⁽³⁾	54	76 ⁽³⁾		
			168	16	20 ⁽³⁾	41	58 ⁽³⁾		
			150	14	17	36	52		
			144	13	16.5	35	51		
			120	10	14	28	41		
		All	90	8	13	26	37		
		Peripherals	60	6	9	17	25		
		disabled	30	5	8	22	35		
			25	3	7	21	34		
			16	3	7	21	34		
			8	2	6	20	33		
			4	2	6	20	33		
			2	2	6	20	33		

Table 26.	Typical and	maximum	current	consumptio	n in Slee	ep mode
-----------	-------------	---------	---------	------------	-----------	---------

1. Guaranteed by characterization unless otherwise specified.

2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

3. Based on characterization, tested in production.





Figure 28. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 39*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency		4	-	26	MHz
R _F	Feedback resistor		-	200	-	kΩ
I _{DD}	HSE current consumption	V _{DD} =3.3 V, ESR= 30 Ω, C _L =5 pF@25 MHz	-	450	-	110
		V _{DD} =3.3 V, ESR= 30 Ω, C _L =10 pF@25 MHz	-	530	-	μΑ
ACC _{HSE} ⁽²⁾	HSE accuracy		- 500	-	500	ppm
G _m _crit_max	Maximum critical crystal g _m	Startup	-	-	1	mA/V
t _{SU(HSE} ⁽³⁾	Startup time	V _{DD} is stabilized	-	2	-	ms

)

1. Guaranteed by design.

2. This parameter depends on the crystal used in the application. The minimum and maximum values must be respected to comply with USB standard specifications.

 t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is based on characterization and not tested in production. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.





Figure 32. ACC_{LSI} versus temperature

6.3.11 PLL characteristics

The parameters given in *Table 43* and *Table 44* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 17*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f _{PLL_IN}	PLL input clock ⁽¹⁾		0.95 ⁽²⁾	1	2.10	MHz
f _{PLL_OUT}	PLL multiplier output clock		24	-	180	MHz
f _{PLL48_OUT}	48 MHz PLL multiplier output clock		-	48	75	MHz
f _{VCO_OUT}	PLL VCO output		100	-	432	MHz
t _{LOCK}	PLL lock time	VCO freq = 100 MHz	75	-	200	116
		VCO freq = 432 MHz	100	-	300	μ0

Table 43. Main PLL characteristics



Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 36* and *Table 58*, respectively.

Unless otherwise specified, the parameters given in *Table 58* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 17*.

OSPEEDRy [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
00	f _{max(IO)out}		$C_L = 50 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	-	-	4	
		Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{DD} \ge 1.7 \text{ V}$	-	-	2	
			C_L = 10 pF, $V_{DD} \ge 2.7 V$	-	-	8	MHz
			C _L = 10 pF, V _{DD} ≥ 1.8 V	-	-	4	
			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	3	
	t _{f(IO)out} / t _{r(IO)out}	Output high to low level fall time and output low to high level rise time	C _L = 50 pF, V _{DD} = 1.7 V to 3.6 V	-	-	100	ns
			C _L = 50 pF, V _{DD} ≥ 2.7 V -	-	25		
			C _L = 50 pF, V _{DD} ≥ 1.8 V	-	- 12.5	12.5	- MHz
	f _{max(IO)} out	Maximum frequency ⁽³⁾	C _L = 50 pF, V _{DD} ≥ 1.7 V	-	-	10	
			C _L = 10 pF, V _{DD} ≥ 2.7 V	-	-	50	
01			C _L = 10 pF, V _{DD} ≥ 1.8 V	-	-	20	
01			C _L = 10 pF, V _{DD} ≥ 1.7 V	_L = 10 pF, V _{DD} ≥ 1.7 V	12.5		
	t _{f(IO)out} / t _{r(IO)out}		$C_L = 50 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$.7 V 10	10		
		Output high to low level fall time and output low to high level rise time	C _L = 10 pF, V _{DD} ≥ 2.7 V	-	-	6	ns
			$C_L = 50 \text{ pF}, V_{DD} \ge 1.7 \text{ V}$	-	-	20	
			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	10	
10	f _{max(IO)out}	$ \begin{array}{c c} C_{L} = 40 \ p\text{F}, \ V_{DD} \geq 2.7 \ V & - & \\ \hline C_{L} = 10 \ p\text{F}, \ V_{DD} \geq 2.7 \ V & - & \\ \hline C_{L} = 10 \ p\text{F}, \ V_{DD} \geq 2.7 \ V & - & \\ \hline C_{L} = 40 \ p\text{F}, \ V_{DD} \geq 1.7 \ V & - & \\ \hline C_{L} = 10 \ p\text{F}, \ V_{DD} \geq 1.8 \ V & - & \\ \hline C_{L} = 10 \ p\text{F}, \ V_{DD} \geq 1.7 \ V & - & \\ \hline \end{array} $	-	50 ⁽⁴⁾			
			C_L = 10 pF, $V_{DD} \ge 2.7 V$	-	-	100 ⁽⁴⁾	MHz
			C_L = 40 pF, $V_{DD} \ge 1.7 V$	-	-	25	
			C _L = 10 pF, V _{DD} ≥ 1.8 V	-	-	50	
			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	42.5	
	t _{f(IO)out} / t _{r(IO)out}		C _L = 40 pF, V _{DD} ≥2.7 V	-	-	6	
		Output high to low level fall time and output low to high level rise time	C _L = 10 pF, V _{DD} ≥ 2.7 V	-	-	4	ne
			C _L = 40 pF, V _{DD} ≥ 1.7 V	-	-	10	115
			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	6	

Table 58. I/O AC characteristics⁽¹⁾⁽²⁾



Electrical characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t _{SC}	Control in (ULPI_DIR, ULPI_NXT) setup time		2	-	-	
t _{HC}	Control in (ULPI_DIR, ULPI_NXT) hold time		0.5	-	-	
t _{SD}	Data in setup time		1.5	-	-	
t _{HD}	Data in hold time		2	-	-	
t _{DC} /t _{DD}	Data/control output delay	$2.7 V < V_{DD} < 3.6 V,$ $C_{L} = 15 pF and$ OSPEEDRy[1:0] = 11	-	9	9.5	ns
		$2.7 V < V_{DD} < 3.6 V,$ $C_{L} = 20 \text{ pF and}$ OSPEEDRy[1:0] = 10	-	10	15	
		1.7 V < V _{DD} < 3.6 V, C _L = 15 pF and OSPEEDRy[1:0] = 11	-	12	15	

Table 70. Dynamic characteristics: USB ULPI⁽¹⁾

1. Guaranteed by characterization results.



Note: ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 6.3.17 does not affect the ADC accuracy.





- 1. See also Table 76.
- 2. Example of an actual transfer curve.
- 3. Ideal transfer curve.
- 4. End point correlation line.
- 5. E_T = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO = Offset Error: deviation between the first actual transition and the first ideal one. EG = Gain Error: deviation between the last ideal transition and the last actual one. ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one. EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.



General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 52* or *Figure 53*, depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.





1. V_{REF+} and V_{REF-} inputs are both available on UFBGA176. V_{REF+} is also available on LQFP100, LQFP144, and LQFP176. When V_{REF+} and V_{REF-} are not available, they are internally connected to V_{DDA} and V_{SSA} .



7.3 LQFP144 package information

Figure 86. LQFP144-144-pin, 20 x 20 mm low-profile quad flat package outline



1. Drawing is not to scale.



Device marking for LQFP144

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which depends assembly location, are not indicated below.



Figure 88. LQFP144 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



Device marking for LQFP176

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which depends assembly location, are not indicated below.



Figure 91. LQFP176 marking (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Мах	Min	Тур	Мах
A	-	-	1.600		-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	29.800	30.000	30.200	1.1732	1.1811	1.1890
D1	27.800	28.000	28.200	1.0945	1.1024	1.1102
D3	-	25.500	-	-	1.0039	-
E	29.800	30.000	30.200	1.1732	1.1811	1.1890
E1	27.800	28.000	28.200	1.0945	1.1024	1.1102
E3	-	25.500	-	-	1.0039	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7.0°	0°	3.5°	7.0°
ccc	-	-	0.080	-	-	0.0031

Table 115. LQFP208 - 208-pin, 28 x 28 mm low-profile quad flat packagemechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.





Figure 93. LQFP208 - 208-pin, 28 x 28 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.





Figure 105. USB controller configured in dual mode and used in full speed mode

- 1. External voltage regulator only needed when building a $V_{\mbox{BUS}}$ powered device.
- The current limiter is required only if the application has to support a V_{BUS} powered device. A basic power switch can be used if 5 V are available on the application board.
- 3. The ID pin is required in dual role only.
- 4. The same application can be developed using the OTG HS in FS mode to achieve enhanced performance thanks to the large Rx/Tx FIFO and to a dedicated DMA controller.

