



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Number of I/O	140
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	201-UFBGA
Supplier Device Package	176+25UFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f439igh6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		6.3.29	SD/SDIO MMC card host interface (SDIO) characteristics	197
		6.3.30	RTC characteristics	198
7	Packa	ige info	rmation	99
	7.1	LQFP10	0 package information	199
	7.2	WLCSP	143 package information 2	203
	7.3	LQFP14	4 package information	206
	7.4	LQFP17	6 package information	210
	7.5	LQFP20	8 package information	214
	7.6	UFBGA	169 package information 2	218
	7.7	UFBGA	176+25 package information 2	221
	7.8	TFBGA2	216 package information	224
	7.9	Thermal	characteristics	226
8	Part n	umberi	ng 2	27
Appendix	A Re	ecomme	endations when using internal reset OFF	228
	A.1	Operatir	ng conditions	228
Appendix	B A	oplicatio	on block diagrams 2	229
	B.1	USB OT	G full speed (FS) interface solutions	229
	B.2	USB OT	G high speed (HS) interface solutions	231
	B.3	Etherne	t interface solutions	232
9	Revis	ion hist	ory	234



## 3 Functional overview

# 3.1 **ARM<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU and embedded Flash and SRAM**

The ARM<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU core is a 32-bit RISC processor that features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

The STM32F43x family is compatible with all ARM tools and software.

*Figure 4* shows the general block diagram of the STM32F43x family.

Note: Cortex-M4 with FPU core is binary compatible with the Cortex-M3 core.

## 3.2 Adaptive real-time memory accelerator (ART Accelerator<sup>™</sup>)

The ART Accelerator<sup>™</sup> is a memory accelerator which is optimized for STM32 industrystandard ARM<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU processors. It balances the inherent performance advantage of the ARM<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor full 225 DMIPS performance at this frequency, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 128-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART Accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 180 MHz.

## 3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.



detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 180 MHz. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 180 MHz while the maximum frequency of the high-speed APB domains is 90 MHz. The maximum allowed frequency of the low-speed APB domain is 45 MHz.

The devices embed a dedicated PLL (PLLI2S) and PLLSAI which allows to achieve audio class performance. In this case, the  $I^2S$  master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

## 3.15 Boot modes

At startup, boot pins are used to select one out of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory through a serial interface. Refer to application note AN2606 for details.

## 3.16 Power supply schemes

- $V_{DD}$  = 1.7 to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 1.7 to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

Note: V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.17.2: Internal reset OFF). Refer to Table 3: Voltage regulator configuration mode versus device operating mode to identify the packages supporting this option.

## 3.17 **Power supply supervisor**

#### 3.17.1 Internal reset ON

On packages embedding the PDR\_ON pin, the power supply supervisor is enabled by holding PDR\_ON high. On the other package, the power supply supervisor is always enabled.

The device has an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is



DocID024244 Rev 10

## 3.26 Inter-integrated sound (I<sup>2</sup>S)

Two standard I<sup>2</sup>S interfaces (multiplexed with SPI2 and SPI3) are available. They can be operated in master or slave mode, in full duplex and simplex communication modes, and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I<sup>2</sup>S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I2Sx can be served by the DMA controller.

Note: For I2S2 full-duplex mode, I2S2\_CK and I2S2\_WS signals can be used only on GPIO Port B and GPIO Port D.

## 3.27 Serial Audio interface (SAI1)

The serial audio interface (SAI1) is based on two independent audio sub-blocks which can operate as transmitter or receiver with their FIFO. Many audio protocols are supported by each block: I2S standards, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF output, supporting audio sampling frequencies from 8 kHz up to 192 kHz. Both sub-blocks can be configured in master or in slave mode.

In master mode, the master clock can be output to the external DAC/CODEC at 256 times of the sampling frequency.

The two sub-blocks can be configured in synchronous mode when full-duplex mode is required.

SAI1 can be served by the DMA controller.

## 3.28 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I<sup>2</sup>S and SAI applications. It allows to achieve error-free I<sup>2</sup>S sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.

The PLLI2S configuration can be modified to manage an I<sup>2</sup>S/SAI sample rate change without disabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 KHz to 192 KHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I<sup>2</sup>S/SAI flow with an external PLL (or Codec output).

## 3.29 Audio and LCD PLL(PLLSAI)

An additional PLL dedicated to audio and LCD-TFT is used for SAI1 peripheral in case the PLLI2S is programmed to achieve another audio sampling frequency (49.152 MHz or 11.2896 MHz) and the audio application requires both sampling frequencies simultaneously.

The PLLSAI is also used to generate the LCD-TFT clock.





#### Figure 16. STM32F43x UFBGA169 ballout

1. The above figure shows the package top view.

2. The 4 corners balls, A1,A13, N1 and N13, are not bonded internally and should be left not connected on the PCB.



			Pin nı	ımber	-								
LQFP100	LQFP144	UFBGA169	UFBGA176	LQFP176	WLCSP143	LQFP208	TFBGA216	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	-	C11	D14	132	-	155	D14	PI1	I/O	FT	-	SPI2_SCK/I2S2_CK <sup>(7)</sup> , FMC_D25, DCMI_D8, LCD_G6, EVENTOUT	-
-	-	B12	C14	133	-	156	C14	PI2	I/O	FT	-	TIM8_CH4, SPI2_MISO, I2S2ext_SD, FMC_D26, DCMI_D9, LCD_G7, EVENTOUT	-
-	-	A12	C13	134	-	157	C13	PI3	I/O	FT	-	TIM8_ETR, SPI2_MOSI/I2S2_SD, FMC_D27, DCMI_D10, EVENTOUT	-
-	-	D11	D9	135	F5	-	F9	V <sub>SS</sub>	S		-	-	-
-	-	D3	C9	136	A1	158	E10	V <sub>DD</sub>	S		-	-	-
76	109	A11	A14	137	B1	159	A14	PA14 (JTCK- SWCLK)	I/O	FT	-	JTCK-SWCLK/ EVENTOUT	-
77	110	B11	A13	138	C2	160	A13	PA15 (JTDI)	I/O	FT	-	JTDI, TIM2_CH1/TIM2_ETR, SPI1_NSS, SPI3_NSS/I2S3_WS, EVENTOUT	-
78	111	C10	B14	139	A2	161	B14	PC10	I/O	FT	-	SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, SDI0_D2, DCMI_D8, LCD_R2, EVENTOUT	-
79	112	B10	B13	140	B2	162	B13	PC11	I/O	FT	-	I2S3ext_SD, SPI3_MISO, USART3_RX, UART4_RX, SDI0_D3, DCMI_D4, EVENTOUT	-
80	113	A10	A12	141	C3	163	A12	PC12	I/O	FT	-	SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDIO_CK, DCMI_D9, EVENTOUT	-
81	114	D9	B12	142	B3	164	B12	PD0	I/O	FT	-	CAN1_RX, FMC_D2, EVENTOUT	-

Table 10. STM32F437xx and STM32F439xx p	oin and ball definitions	(continued)



# 5 Memory mapping

The memory map is shown in *Figure 19*.



Figure 19. Memory map



DocID024244 Rev 10

## 6.3.3 Operating conditions at power-up / power-down (regulator ON)

Subject to general operating conditions for  $T_A$ .

Symbol	Parameter	Min	Мах	Unit
t	V <sub>DD</sub> rise time rate	20	∞	ue/\/
۷DD	V <sub>DD</sub> fall time rate	20	~	μ5/ ν

#### Table 20. Operating conditions at power-up / power-down (regulator ON)

## 6.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for  $T_A$ .

#### Table 21. Operating conditions at power-up / power-down (regulator OFF)<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>VDD</sub>	V <sub>DD</sub> rise time rate	Power-up	20	8	
	V <sub>DD</sub> fall time rate	Power-down	20	8	ue/V
t <sub>VDD</sub>	$V_{CAP\_1}$ and $V_{CAP\_2}$ rise time rate	Power-up	20	8	μ5/ ν
	$V_{CAP\_1}$ and $V_{CAP\_2}$ fall time rate	Power-down	20	8	

1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when V<sub>DD</sub> reach below 1.08 V.



#### Additional current consumption

The MCU is placed under the following conditions:

- All I/O pins are configured in analog mode.
- The Flash memory access time is adjusted to fHCLK frequency.
- The voltage scaling is adjusted to fHCLK frequency as follows:
  - Scale 3 for  $f_{HCLK} \le 120$  MHz,
  - Scale 2 for 120 MHz <  $f_{HCLK} \le 144$  MHz
  - Scale 1 for 144 MHz <  $f_{HCLK} \le$  180 MHz. The over-drive is only ON at 180 MHz.
- The system clock is HCLK,  $f_{PCLK1} = f_{HCLK}/4$ , and  $f_{PCLK2} = f_{HCLK}/2$ .
- HSE crystal clock frequency is 25 MHz.
- When the regulator is OFF, V12 is provided externally as described in *Table 17: General operating conditions*
- T<sub>A</sub>= 25 °C .

## Table 30. Typical current consumption in Run mode, code with data processing running from Flash memory or RAM, regulator ON (ART accelerator enabled except prefetch), $V_{DD}=1.7 V^{(1)}$

Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Тур	Unit
			168	88.2	
			150	74.3	
			144	71.3	
		All Peripheral	120	52.9	
		enabled	90	42.6	
	Supply current in RUN mode from V <sub>DD</sub> supply		60	28.6	- mA
			30	15.7	
			25	12.3	
DD			168	40.6	
			150	30.6	
			144	32.6	
		All Peripheral	120	24.7	
		disabled	90	19.7	
			60	13.6	
			30	7.7	-
			25	6.7	

1. When peripherals are enabled, the power consumption corresponding to the analog part of the peripherls (such as ADC, or DAC) is not included.



Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
t <sub>BE</sub>		Program/erase parallelism (PSIZE) = x 8	-	16	32	
	Bank erase time	Program/erase parallelism (PSIZE) = x 16	-	11	22	s
		Program/erase parallelism (PSIZE) = x 32	-	8	16	
V <sub>prog</sub>		32-bit program operation	2.7	-	3.6	V
	Programming voltage	16-bit program operation	2.1	-	3.6	V
		8-bit program operation	1.7	-	3.6	V

able 48. Flash mem	ory program	ning (continued)
--------------------	-------------	------------------

1. Guaranteed by characterization results.

2. The maximum programming time is measured after 100K erase operations.

Table 49. Flash memory programming with V <sub>PP</sub>										
Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit				
t <sub>prog</sub>	Double word programming		-	16	100 <sup>(2)</sup>	μs				
t <sub>ERASE16KB</sub>	Sector (16 KB) erase time	$T_A = 0$ to +40 °C	-	230	-					
t <sub>ERASE64KB</sub>	Sector (64 KB) erase time	V <sub>DD</sub> = 3.3 V	-	490	-	ms				
t <sub>ERASE128KB</sub>	Sector (128 KB) erase time	V <sub>PP</sub> = 8.5 V	-	875	-					
t <sub>ME</sub>	Mass erase time		-	6.9	-	S				
t <sub>BE</sub>	Bank erase time		-	6.9	-	S				
V <sub>prog</sub>	Programming voltage		2.7	-	3.6	V				
V <sub>PP</sub>	V <sub>PP</sub> voltage range		7	-	9	V				
I <sub>PP</sub>	Minimum current sunk on the $V_{\rm PP}$ pin		10	-	-	mA				
t <sub>VPP</sub> <sup>(3)</sup>	Cumulative time during which $V_{PP}$ is applied		-	-	1	hour				

able 49. Flash memory	<pre>programming</pre>	with V <sub>PP</sub>
-----------------------	------------------------	----------------------

1. Guaranteed by design.

2. The maximum programming time is measured after 100K erase operations.

3.  $V_{PP}$  should only be connected during programming/erasing.



Symbol	Parar	neter	Conditions	Min	Тур	Мах	Unit
R <sub>PU</sub>	Weak pull-up equivalent	All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) V <sub>IN</sub> = V <sub>SS</sub>		30	40	50	
		PA10/PB12 (OTG_FS_ID, OTG_HS_ID)		7	10	14	kO
R <sub>PD</sub>	Weak pull- down equivalent resistor <sup>(7)</sup>	All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID)	V <sub>IN</sub> = V <sub>DD</sub>	30	40	50	K22
		PA10/PB12 (OTG_FS_ID, OTG_HS_ID)		7	10	14	
C <sub>IO</sub> <sup>(8)</sup>	I/O pin capacita	nce	-	-	5	-	pF

Table 56. I/O static characteristics (continued)

1. Guaranteed by design.

2. Tested in production.

3. With a minimum of 200 mV.

4. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins, Refer to Table 55: I/O current injection susceptibility

 To sustain a voltage higher than VDD +0.3 V, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 55: I/O current injection susceptibility

6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10% order).

- 7. Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10% order).
- 8. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in *Figure 35*.



### USB OTG full speed (FS) characteristics

This interface is present in both the USB OTG HS and USB OTG FS controllers.

Symbol	Parameter	Мах	Unit
t <sub>STARTUP</sub> <sup>(1)</sup>	USB OTG full speed transceiver startup time	1	μs

### Table 65. USB OTG full speed startup time

1. Guaranteed by design.

Symbol		Parameter	Conditions	Min. <sup>(1)</sup>	Тур.	Max. <sup>(1)</sup>	Unit	
	V <sub>DD</sub>	USB OTG full speed transceiver operating voltage		3.0 <sup>(2)</sup>	-	3.6	V	
Input levels	V <sub>DI</sub> <sup>(3)</sup>	Differential input sensitivity	I(USB_FS_DP/DM, USB_HS_DP/DM)	0.2	-	-		
	$V_{CM}^{(3)}$	Differential common mode range	Includes V <sub>DI</sub> range	0.8	-	2.5	V	
V <sub>SE</sub> <sup>(3)</sup>		Single ended receiver threshold		1.3	-	2.0		
Output V <sub>OL</sub>		Static output level low	${\sf R}_{\sf L}$ of 1.5 k\Omega to 3.6 V $^{(4)}$ $$ -		-	0.3	V	
levels	V <sub>OH</sub>	Static output level high	${\sf R}_{\sf L}$ of 15 k $\Omega$ to ${\sf V}_{\sf SS}{}^{(4)}$	2.8	-	3.6	v	
R <sub>PD</sub>		PA11, PA12, PB14, PB15 (USB_FS_DP/DM, USB_HS_DP/DM)		17	21	24		
		PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	VIN - VDD	0.65	1.1	2.0	kΩ	
R <sub>PU</sub>		PA12, PB15 (USB_FS_DP, USB_HS_DP)	V <sub>IN</sub> = V <sub>SS</sub>	1.5	1.8	2.1		
		PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	V <sub>IN</sub> = V <sub>SS</sub>	0.25	0.37	0.55		

#### Table 66. USB OTG full speed DC electrical characteristics

1. All the voltages are measured from the local ground potential.

2. The USB OTG full speed transceiver functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics which are degraded in the 2.7-to-3.0 V V<sub>DD</sub> voltage range.

3. Guaranteed by design.

4. R<sub>L</sub> is the load connected on the USB OTG full speed drivers.

Note:

When VBUS sensing feature is enabled, PA9 and PB13 should be left at their default state (floating input), not as alternate function. A typical 200  $\mu$ A current consumption of the sensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 and PB13 when the feature is enabled.



Symbol	Parameter	Min	Тур	Max	Unit	
	$f_{\mbox{HCLK}}$ value to guarantee proper operation of USB HS interface		30	-	-	MHz
F <sub>START_8BIT</sub>	Frequency (first transition) 8-bit ±10%		54	60	66	MHz
F <sub>STEADY</sub>	Frequency (steady state) ±500 ppm		59.97	60	60.03	MHz
D <sub>START_8BIT</sub>	Duty cycle (first transition) 8-bit ±10%		40	50	60	%
D <sub>STEADY</sub>	Duty cycle (steady state) ±500 ppm		49.975	50	50.025	%
t <sub>STEADY</sub>	Time to reach the steady state frequency and duty cycle after the first transition		-	-	1.4	ms
t <sub>START_DEV</sub>	Clock startup time after the	Peripheral	-	-	5.6	me
t <sub>START_HOST</sub>	de-assertion of SuspendM	Host	-	-	-	1115
t <sub>PREP</sub>	PHY preparation time after the of the input clock	first transition	_	_	-	μs

Table 69. USB HS clock timing parameters <sup>(</sup>	1)
---	----

1. Guaranteed by design.

## Figure 46. ULPI timing diagram





#### **Electrical characteristics**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t <sub>SC</sub>	Control in (ULPI_DIR, ULPI_NXT) setup time		2	-	-	
t <sub>HC</sub>	Control in (ULPI_DIR, ULPI_NXT) hold time		0.5	-	-	
t <sub>SD</sub>	Data in setup time		1.5	-	-	
t <sub>HD</sub>	Data in hold time		2	-	-	
t <sub>DC</sub> /t <sub>DD</sub>	Data/control output delay	$2.7 V < V_{DD} < 3.6 V,$ $C_{L} = 15 pF and$ OSPEEDRy[1:0] = 11	-	9	9.5	ns
		$2.7 V < V_{DD} < 3.6 V,$ $C_{L} = 20 \text{ pF and}$ OSPEEDRy[1:0] = 10	-	- 12	15	
		1.7 V < V <sub>DD</sub> < 3.6 V, C <sub>L</sub> = 15 pF and OSPEEDRy[1:0] = 11	-			

Table 70. Dynamic characteristics: USB ULPI<sup>(1)</sup>

1. Guaranteed by characterization results.



Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	3T <sub>HCLK</sub> – 1	3T <sub>HCLK</sub> +0.5	ns
t <sub>v(NOE_NE)</sub>	FMC_NEx low to FMC_NOE low	2T <sub>HCLK</sub> – 0.5	2T <sub>HCLK</sub>	ns
t <sub>tw(NOE)</sub>	FMC_NOE low time	T <sub>HCLK</sub> – 1	T <sub>HCLK</sub> +1	ns
t <sub>h(NE_NOE)</sub>	FMC_NOE high to FMC_NE high hold time	1	-	ns
t <sub>v(A_NE)</sub>	FMC_NEx low to FMC_A valid	-	2	ns
t <sub>v(NADV_NE)</sub>	FMC_NEx low to FMC_NADV low	0	2	ns
t <sub>w(NADV)</sub>	FMC_NADV low time	T <sub>HCLK</sub> – 0.5	T <sub>HCLK</sub> +0.5	ns
t <sub>h(AD_NADV)</sub>	FMC_AD(address) valid hold time after FMC_NADV high)	0	-	ns
t <sub>h(A_NOE)</sub>	Address hold time after FMC_NOE high	T <sub>HCLK</sub> – 0.5	-	ns
t <sub>h(BL_NOE)</sub>	FMC_BL time after FMC_NOE high	0	-	ns
t <sub>v(BL_NE)</sub>	FMC_NEx low to FMC_BL valid	-	2	ns
t <sub>su(Data_NE)</sub>	Data to FMC_NEx high setup time	T <sub>HCLK</sub> +1.5	-	ns
t <sub>su(Data_NOE)</sub>	Data to FMC_NOE high setup time	T <sub>HCLK</sub> +1	-	ns
t <sub>h(Data_NE)</sub>	Data hold time after FMC_NEx high	0	-	ns
t <sub>h(Data_NOE)</sub>	Data hold time after FMC_NOE high	0	-	ns

Table 90. Asy	vnchronous multi	plexed PSRAM/NOR	read timings <sup>(1)(2)</sup>
	ynoni onous mun		reau tinnings

1. C<sub>L</sub> = 30 pF.

2. Guaranteed by characterization results.

Symbol	Symbol Parameter		Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	8T <sub>HCLK</sub> +0.5	8T <sub>HCLK</sub> +2	ns
t <sub>w(NOE)</sub>	FMC_NWE low time	5T <sub>HCLK</sub> – 1	5T <sub>HCLK</sub> +1.5	ns
t <sub>su(NWAIT_NE)</sub>	FMC_NWAIT valid before FMC_NEx high	5T <sub>HCLK</sub> +1.5	-	ns
t <sub>h(NE_NWAIT)</sub>	FMC_NEx hold time after FMC_NWAIT invalid			ns

1. C<sub>L</sub> = 30 pF.

2. Guaranteed by characterization results.



Symbol	Parameter	Min	Мах	Unit
tw(NIOWR)	FMC_NIOWR low width	8T <sub>HCLK</sub> – 0.5	-	ns
tv(NIOWR-D)	FMC_NIOWR low to FMC_D[15:0] valid	-	0	ns
th(NIOWR-D)	FMC_NIOWR high to FMC_D[15:0] invalid	9T <sub>HCLK</sub> – 2	-	ns
td(NCE4_1-NIOWR)	4_1-NIOWR) FMC_NCE4_1 low to FMC_NIOWR valid		5T <sub>HCLK</sub>	ns
th(NCEx-NIOWR)	FMC_NCEx high to FMC_NIOWR invalid	5T <sub>HCLK</sub>	-	ns
td(NIORD-NCEx)	FMC_NCEx low to FMC_NIORD valid	-	5T <sub>HCLK</sub>	ns
th(NCEx-NIORD)	FMC_NCEx high to FMC_NIORD) valid	6T <sub>HCLK</sub> +2	-	ns
tw(NIORD)	FMC_NIORD low width	8T <sub>HCLK</sub> – 0.5	8T <sub>HCLK</sub> +0.5	ns
tsu(D-NIORD)	FMC_D[15:0] valid before FMC_NIORD high	T <sub>HCLK</sub>	-	ns
td(NIORD-D)	FMC_D[15:0] valid after FMC_NIORD high	0	-	ns

# Table 99. Switching characteristics for PC Card/CF read and write cycles in I/O space $^{(1)(2)}$

1. C<sub>L</sub> = 30 pF.

2. Guaranteed by characterization results.

#### NAND controller waveforms and timings

*Figure 69* through *Figure 72* represent synchronous waveforms, and *Table 100* and *Table 101* provide the corresponding timings. The results shown in this table are obtained with the following FMC configuration:

- COM.FMC\_SetupTime = 0x01;
- COM.FMC\_WaitSetupTime = 0x03;
- COM.FMC\_HoldSetupTime = 0x02;
- COM.FMC\_HiZSetupTime = 0x01;
- ATT.FMC\_SetupTime = 0x01;
- ATT.FMC\_WaitSetupTime = 0x03;
- ATT.FMC\_HoldSetupTime = 0x02;
- ATT.FMC\_HiZSetupTime = 0x01;
- Bank = FMC\_Bank\_NAND;
- MemoryDataWidth = FMC\_MemoryDataWidth\_16b;
- ECC = FMC\_ECC\_Enable;
- ECCPageSize = FMC\_ECCPageSize\_512Bytes;
- TCLRSetupTime = 0;
- TARSetupTime = 0.

In all timing tables, the  $T_{HCLK}$  is the HCLK clock period.





# Figure 93. LQFP208 - 208-pin, 28 x 28 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.



# Table 118. UFBGA176+25 - ball, 10 x 10 mm, 0.65 mm pitch,ultra fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Тур.	Max.	Min.	Тур.	Max.
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

#### Figure 99. UFBGA176+25-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package recommended footprint

#### Table 119. UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA) Image: Commended PCB design rules (0.65 mm pitch BGA) Image: Commended PCB design rules (0.65 mm pitch BGA)

Dimension	Recommended values
Pitch	0.65 mm
Dpad	0.300 mm
Dsm	0.400 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.300 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm



# 9 Revision history

Date Revision Cha		Changes
12-Aug-2013	1	Initial release.
10-Sep-2013	2	Added STM32F439xx part numbers and related informations. <b>STM32F437xx part numbers:</b> Replaced FSMC by FMC added Chrom-ART Accelerator and SAI interface. Increased core, timer, GPIOs, SPI maximum frequencies Updated <i>Figure 4: STM32F437xx and STM32F439xx block diagram.</i> Updated <i>Figure 5: STM32F437xx and STM32F439xx Multi-AHB matrix.</i> Removed note in <i>Section : Standby mode.</i> Updated <i>Figure 14: STM32F437xx and STM32F439xx pin and ball</i> definitions and Table 10: <i>STM32F437xx and STM32F439xx pin and ball</i> definitions and Table 12: <i>STM32F437xx and STM32F439xx pin and ball</i> definitions and Table 12: <i>STM32F437xx and STM32F439xx alternate</i> function mapping. Modified <i>Figure 19: Memory map.</i> Updated Table 17: General operating conditions, Table 18: Limitations depending on the operating power supply range. Removed note 1 in Table 22: reset and power control block characteristics. Added Table 23: Over-drive switching characteristics. Updated Section : Typical and maximum current consumption, Table 34: Switching output I/O current consumption, Table 35: Peripheral current consumption and Section : On-chip peripheral current consumption. Updated Table 36: Low-power mode wakeup timings. Modified Section : High-speed external user clock generated from an external source, section 6.3.10: Internal clock source characteristics. Updated Table 43: Main PLL characteristics and Table 45: PLLISAI (audio and LCD-TFT PLL) characteristics. Updated Table 57: Output voltage characteristics and Table 58: I/O AC characteristics. Updated Table 57: Output voltage characteristics and Table 58: I/O AC characteristics. Updated Table 60: TIMx characteristics, Table 61: 12C characteristics, Table 62: SPI dynamic characteristics, Section : SAI characteristics, Updated Table 102: SDRAM read timings and Table 104: SDRAM write timings.

Table 124. Document revision histor	Table	124. Document	revision	history
-------------------------------------	-------	---------------	----------	---------



Date	Revision	Changes
24-Jan-2014	3	Added STM32F437AI and STM32F439AI part numbers and UFBGA169 package. Changed INTN into INTR in <i>Figure 4: STM32F437xx and</i> <i>STM32F439xx block diagram</i> . Updated Section 3.15: Boot modes. Updated for PA4 and PA5 in Table 10: STM32F437xx and <i>STM32F439xx pin and ball definitions</i> . Added V <sub>IN</sub> for BOOT0 pins in Table 11: Voltage characteristics. Updated Note 6. added Note 1., and updated maximum V <sub>IN</sub> for B pins in Table 17: General operating conditions. Updated maximum Flash memory access frequency with wait states for V <sub>DD</sub> =1.8 to 2.1 V in Table 18: Limitations depending on the operating power supply range. Updated Table 24: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled except prefetch) or RAM and Table 25: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory or RAM, regulator ON (ART accelerator enabled except prefetch), or D=1.7 V, Table 31: Typical current consumption in Run mode, code with data processing running from Flash memory or RAM, regulator ON (ART accelerator enabled except prefetch), VDD=1.7 V, Table 31: Typical current consumption in Run mode, code with data processing running from Flash memory regulator OFF (ART accelerator enabled except prefetch), and Table 32: Typical current consumption in Sleep mode, regulator ON, VDD=1.7 V. Updated Table 58: I/O AC characteristics. Added Figure 35. Updated T <sub>SDR</sub> , tr <sub>(SDA)</sub> and t <sub>r(SCL)</sub> and added t <sub>SP</sub> in Table 61: I2C characteristics. Updated Table 70: Dynamic characteristics conditions. Updated Figure 73: SDRAM read access waveforms (CL = 1) and Figure 74: SDRAM write access waveforms. Added Table 103: LPSDR SDRAM read timings and Table 105: LPSDR SDRAM write timings. updated Table 102: SDRAM read timings and Table 104: SDRAM write timings and added note 2.Table 108: Dynamic characteristics: SD / MMC characteristics.
31-Jan-2014	4	In the whole document, minimum supply voltage changed to 1.7 V when external power supply supervisor is used. Updated conditions in <i>Table 62: SPI dynamic characteristics</i> . Added Z <sub>DRV</sub> in <i>Table 67: USB OTG full speed electrical characteristics</i>

Table 1	24.	Document	revision	history	(continued)

