



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDT
Number of I/O	140
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f439iit6

3.22	Timers and watchdogs	33
3.22.1	Advanced-control timers (TIM1, TIM8)	35
3.22.2	General-purpose timers (TIMx)	35
3.22.3	Basic timers TIM6 and TIM7	35
3.22.4	Independent watchdog	36
3.22.5	Window watchdog	36
3.22.6	SysTick timer	36
3.23	Inter-integrated circuit interface (I ² C)	36
3.24	Universal synchronous/asynchronous receiver transmitters (USART)	36
3.25	Serial peripheral interface (SPI)	37
3.26	Inter-integrated sound (I ² S)	38
3.27	Serial Audio interface (SAI1)	38
3.28	Audio PLL (PLLI2S)	38
3.29	Audio and LCD PLL(PLLSAI)	38
3.30	Secure digital input/output interface (SDIO)	39
3.31	Ethernet MAC interface with dedicated DMA and IEEE 1588 support	39
3.32	Controller area network (bxCAN)	39
3.33	Universal serial bus on-the-go full-speed (OTG_FS)	40
3.34	Universal serial bus on-the-go high-speed (OTG_HS)	40
3.35	Digital camera interface (DCMI)	41
3.36	Cryptographic acceleration	41
3.37	Random number generator (RNG)	41
3.38	General-purpose input/outputs (GPIOs)	41
3.39	Analog-to-digital converters (ADCs)	42
3.40	Temperature sensor	42
3.41	Digital-to-analog converter (DAC)	42
3.42	Serial wire JTAG debug port (SWJ-DP)	43
3.43	Embedded Trace Macrocell™	43
4	Pinouts and pin description	44
5	Memory mapping	85
6	Electrical characteristics	90
6.1	Parameter conditions	90

6.3.29	SD/SDIO MMC card host interface (SDIO) characteristics	197
6.3.30	RTC characteristics	198
7	Package information	199
7.1	LQFP100 package information	199
7.2	WLCSP143 package information	203
7.3	LQFP144 package information	206
7.4	LQFP176 package information	210
7.5	LQFP208 package information	214
7.6	UFBGA169 package information	218
7.7	UFBGA176+25 package information	221
7.8	TFBGA216 package information	224
7.9	Thermal characteristics	226
8	Part numbering	227
Appendix A	Recommendations when using internal reset OFF	228
A.1	Operating conditions	228
Appendix B	Application block diagrams	229
B.1	USB OTG full speed (FS) interface solutions	229
B.2	USB OTG high speed (HS) interface solutions	231
B.3	Ethernet interface solutions	232
9	Revision history	234

List of tables

Table 1.	Device summary	2
Table 2.	STM32F437xx and STM32F439xx features and peripheral counts	15
Table 3.	Voltage regulator configuration mode versus device operating mode	28
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability	31
Table 5.	Voltage regulator modes in stop mode	32
Table 6.	Timer feature comparison	34
Table 7.	Comparison of I2C analog and digital filters	36
Table 8.	USART feature comparison	37
Table 9.	Legend/abbreviations used in the pinout table	52
Table 10.	STM32F437xx and STM32F439xx pin and ball definitions	52
Table 11.	FMC pin definition	71
Table 12.	STM32F437xx and STM32F439xx alternate function mapping	74
Table 13.	STM32F437xx and STM32F439xx register boundary addresses	86
Table 14.	Voltage characteristics	92
Table 15.	Current characteristics	93
Table 16.	Thermal characteristics	93
Table 17.	General operating conditions	94
Table 18.	Limitations depending on the operating power supply range	96
Table 19.	VCAP1/VCAP2 operating conditions	96
Table 20.	Operating conditions at power-up / power-down (regulator ON)	97
Table 21.	Operating conditions at power-up / power-down (regulator OFF)	97
Table 22.	reset and power control block characteristics	98
Table 23.	Over-drive switching characteristics	99
Table 24.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled except prefetch) or RAM	101
Table 25.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled)	102
Table 26.	Typical and maximum current consumption in Sleep mode	103
Table 27.	Typical and maximum current consumptions in Stop mode	104
Table 28.	Typical and maximum current consumptions in Standby mode	105
Table 29.	Typical and maximum current consumptions in V _{BAT} mode	105
Table 30.	Typical current consumption in Run mode, code with data processing running from Flash memory or RAM, regulator ON (ART accelerator enabled except prefetch), VDD=1.7 V	107
Table 31.	Typical current consumption in Run mode, code with data processing running from Flash memory, regulator OFF (ART accelerator enabled except prefetch)	108
Table 32.	Typical current consumption in Sleep mode, regulator ON, VDD=1.7 V	109
Table 33.	Tyical current consumption in Sleep mode, regulator OFF	110
Table 34.	Switching output I/O current consumption	112
Table 35.	Peripheral current consumption	113
Table 36.	Low-power mode wakeup timings	117
Table 37.	High-speed external user clock characteristics	118
Table 38.	Low-speed external user clock characteristics	119
Table 39.	HSE 4-26 MHz oscillator characteristics	120
Table 40.	LSE oscillator characteristics ($f_{LSE} = 32.768$ kHz)	121
Table 41.	HSI oscillator characteristics	122
Table 42.	LSI oscillator characteristics	123
Table 43.	Main PLL characteristics	124

The DMA can be used with the main peripherals:

- SPI and I²S
- I²C
- USART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDIO
- Cryptographic acceleration
- Camera interface (DCMI)
- ADC
- SAI1.

3.9 Flexible memory controller (FMC)

All devices embed an FMC. It has four Chip Select outputs supporting the following modes: PCCard/Compact Flash, SDRAM/LPSDR SDRAM, SRAM, PSRAM, NOR Flash and NAND Flash.

Functionality overview:

- 8-, 16-, 32-bit data bus width
- Read FIFO for SDRAM controller
- Write FIFO
- Maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is 90 MHz.

LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

3.10 LCD-TFT controller (available only on STM32F439xx)

The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue) and delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024x768) resolution with the following features:

- 2 displays layers with dedicated FIFO (64x32-bit)
- Color Look-Up table (CLUT) up to 256 colors (256x24-bit) per layer
- Up to 8 Input color formats selectable per layer
- Flexible blending between two layers using alpha value (per pixel or constant)
- Flexible programmable parameters for each layer
- Color keying (transparency color)
- Up to 4 programmable interrupt events.

3.11 Chrom-ART Accelerator™ (DMA2D)

The Chrom-Art Accelerator™ (DMA2D) is a graphic accelerator which offers advanced bit blitting, row data copy and pixel format conversion. It supports the following functions:

- Rectangle filling with a fixed color
- Rectangle copy
- Rectangle copy with pixel format conversion
- Rectangle composition with blending and pixel format conversion.

Various image format coding are supported, from indirect 4bpp color mode up to 32bpp direct color. It embeds dedicated memory to store color lookup tables.

An interrupt can be generated when an operation is complete or at a programmed watermark.

All the operations are fully automatized and are running independently from the CPU or the DMAs.

3.12 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 91 maskable interrupt channels plus the 16 interrupt lines of the Cortex®-M4 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

3.13 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 23 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 168 GPIOs can be connected to the 16 external interrupt lines.

3.14 Clocks and startup

On reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy over the full temperature range. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is

Table 10. STM32F437xx and STM32F439xx pin and ball definitions (continued)

Pin number									Pin name (function after reset) ⁽¹⁾	Pin type	I / O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	UFBGA176	LQFP176	WL CSP143	LQFP208	TFBGA216							
58	80	H10	N14	99	K2	111	N10	PD11	I/O	FT	-	USART3_CTS, FMC_A16, EVENTOUT	-	
59	81	J13	N13	100	H6	112	M10	PD12	I/O	FT	-	TIM4_CH1, USART3_RTS, FMC_A17, EVENTOUT	-	
60	82	K12	M15	101	H5	113	M11	PD13	I/O	FT	-	TIM4_CH2, FMC_A18, EVENTOUT	-	
-	83	-	-	102	-	114	J10	V _{SS}	S		-	-	-	
-	84	F7	J13	103	L1	115	J11	V _{DD}	S		-	-	-	
61	85	H11	M14	104	J2	116	L12	PD14	I/O	FT	-	TIM4_CH3, FMC_D0, EVENTOUT	-	
62	86	J12	L14	105	K1	117	K13	PD15	I/O	FT	-	TIM4_CH4, FMC_D1, EVENTOUT	-	
-	-	-	-	-	-	118	K12	PJ6	I/O	FT	-	LCD_R7, EVENTOUT	-	
-	-	-	-	-	-	119	J12	PJ7	I/O	FT	-	LCD_G0, EVENTOUT	-	
-	-	-	-	-	-	120	H12	PJ8	I/O	FT	-	LCD_G1, EVENTOUT	-	
-	-	-	-	-	-	121	J13	PJ9	I/O	FT	-	LCD_G2, EVENTOUT	-	
-	-	-	-	-	-	122	H13	PJ10	I/O	FT	-	LCD_G3, EVENTOUT	-	
-	-	-	-	-	-	123	G12	PJ11	I/O	FT	-	LCD_G4, EVENTOUT	-	
-	-	-	-	-	-	124	H11	VDD	I/O	FT	-	-	-	
-	-	-	-	-	-	125	H10	VSS	I/O	FT	-	-	-	
-	-	-	-	-	-	126	G13	PK0	I/O	FT	-	LCD_G5, EVENTOUT	-	
-	-	-	-	-	-	127	F12	PK1	I/O	FT	-	LCD_G6, EVENTOUT	-	
-	-	-	-	-	-	128	F13	PK2	I/O	FT	-	LCD_G7, EVENTOUT	-	
-	87	H13	L15	106	J1	129	M13	PG2	I/O	FT	-	FMC_A12, EVENTOUT	-	
-	88	NC ⁽²⁾	K15	107	G3	130	M12	PG3	I/O	FT	-	FMC_A13, EVENTOUT	-	
-	89	H12	K14	108	G5	131	N12	PG4	I/O	FT	-	FMC_A14/FMC_BA0, EVENTOUT	-	
-	90	G13	K13	109	G6	132	N11	PG5	I/O	FT	-	FMC_A15/FMC_BA1, EVENTOUT	-	

Table 10. STM32F437xx and STM32F439xx pin and ball definitions (continued)

Pin number									Pin name (function after reset) ⁽¹⁾	Pin type	I / O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	UFBGA176	LQFP176	WL CSP143	LQFP208	TFBGA216							
82	115	C9	C12	143	C4	165	C12	PD1	I/O	FT	-	CAN1_TX, FMC_D3, EVENTOUT	-	
83	116	B9	D12	144	A3	166	D12	PD2	I/O	FT	-	TIM3_ETR, UART5_RX, SDIO_CMD, DCMI_D11, EVENTOUT	-	
84	117	A9	D11	145	B4	167	C11	PD3	I/O	FT	-	SPI2_SCK/I2S2_CK, USART2_CTS, FMC_CLK, DCMI_D5, LCD_G7, EVENTOUT	-	
85	118	D8	D10	146	B5	168	D11	PD4	I/O	FT	-	USART2_RTS, FMC_NOE, EVENTOUT	-	
86	119	C8	C11	147	A4	169	C10	PD5	I/O	FT	-	USART2_TX, FMC_NWE, EVENTOUT	-	
-	120	-	D8	148	-	170	F8	V _{SS}	S		-	-	-	
-	121	D6	C8	149	C5	171	E9	V _{DD}	S		-	-	-	
87	122	B8	B11	150	F4	172	B11	PD6	I/O	FT	-	SPI3_MOSI/I2S3_SD, SAI1_SD_A, USART2_RX, FMC_NWAIT, DCMI_D10, LCD_B2, EVENTOUT	-	
88	123	A8	A11	151	A5	173	A11	PD7	I/O	FT	-	USART2_CK, FMC_NE1/FMC_NCE2, EVENTOUT	-	
-	-	-	-	-	-	174	B10	PJ12	I/O	FT	-	LCD_B0, EVENTOUT	-	
-	-	-	-	-	-	175	B9	PJ13	I/O	FT	-	LCD_B1, EVENTOUT	-	
-	-	-	-	-	-	176	C9	PJ14	I/O	FT	-	LCD_B2, EVENTOUT	-	
-	-	-	-	-	-	177	D10	PJ15	I/O	FT	-	LCD_B3, EVENTOUT	-	
-	124	NC ⁽²⁾	C10	152	E5	178	D9	PG9	I/O	FT	-	USART6_RX, FMC_NE2/FMC_NCE3, DCMI_VSYNC ⁽⁸⁾ , EVENTOUT	-	

Table 10. STM32F437xx and STM32F439xx pin and ball definitions (continued)

Pin number									Pin name (function after reset) ⁽¹⁾	Pin type	I / O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA169	UFBGA176	LQFP176	WL CSP143	LQFP208	TFBGA216							
-	125	C7	B10	153	C6	179	C8	PG10	I/O	FT	-	LCD_G3, FMC_NCE4_1/FMC_N E3, DCMI_D2, LCD_B2, EVENTOUT	-	
-	126	B7	B9	154	B6	180	B8	PG11	I/O	FT	-	ETH_MII_TX_EN/ETH_ RMII_TX_EN, FMC_NCE4_2, DCMI_D3, LCD_B3, EVENTOUT	-	
-	127	A7	B8	155	A6	181	C7	PG12	I/O	FT	-	SPI6_MISO, USART6_RTS, LCD_B4, FMC_NE4, LCD_B1, EVENTOUT	-	
-	128	NC ⁽²⁾	A8	156	D6	182	B3	PG13	I/O	FT	-	SPI6_SCK, USART6_CTS, ETH_MII_RXD0/ETH_R MII_RXD0, FMC_A24, EVENTOUT	-	
-	129	NC ⁽²⁾	A7	157	F6	183	A4	PG14	I/O	FT	-	SPI6_MOSI, USART6_TX, ETH_MII_RXD1/ETH_R MII_RXD1, FMC_A25, EVENTOUT	-	
-	130	D7	D7	158	-	184	F7	V _{SS}	S		-	-	-	
-	131	L6	C7	159	E6	185	E8	V _{DD}	S		-	-	-	
-	-	-	-	-	-	186	D8	PK3	I/O	FT	-	LCD_B4, EVENTOUT	-	
-	-	-	-	-	-	187	D7	PK4	I/O	FT	-	LCD_B5, EVENTOUT	-	
-	-	-	-	-	-	188	C6	PK5	I/O	FT	-	LCD_B6, EVENTOUT	-	
-	-	-	-	-	-	189	C5	PK6	I/O	FT	-	LCD_B7, EVENTOUT	-	
-	-	-	-	-	-	190	C4	PK7	I/O	FT	-	LCD_DE, EVENTOUT	-	
-	132	C6	B7	160	A7	191	B7	PG15	I/O	FT	-	USART6_CTS, FMC_SDNCAS, DCMI_D13, EVENTOUT	-	

Table 24. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled except prefetch) or RAM⁽¹⁾

Symbol	Parameter	Conditions	f_{HCLK} (MHz)	Typ	Max ⁽²⁾			Unit
					$T_A = 25^\circ C$	$T_A = 85^\circ C$	$T_A = 105^\circ C$	
I_{DD}	Supply current in RUN mode	All Peripherals enabled ⁽³⁾⁽⁴⁾	180	98	104 ⁽⁵⁾	123	141 ⁽⁵⁾	mA
			168	89	98 ⁽⁵⁾	116	133 ⁽⁵⁾	
			150	75	84	100	115	
			144	72	81	96	112	
			120	54	58	72	85	
			90	43	45	56	66	
			60	29	30	38	45	
			30	16	20	34	46	
			25	13	16	30	43	
			16	11	13	27	39	
			8	5	9	23	36	
			4	4	8	21	34	
		All Peripherals disabled ⁽³⁾	2	2	7	20	33	
			180	44	47 ⁽⁵⁾	69	87 ⁽⁵⁾	
			168	41	45 ⁽⁵⁾	66	83 ⁽⁵⁾	
			150	36	39	57	73	
			144	33	37	56	72	
			120	25	29	43	56	
			90	20	21	32	41	
			60	14	15	22	28	

1. Code and data processing running from SRAM1 using boot pins.
2. Guaranteed by characterization.
3. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
4. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.
5. Guaranteed by test in production.

Table 25. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled)

Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Typ	Max ⁽¹⁾			Unit
					TA=25 °C	TA=85 °C	TA=105 °C	
I _{DD}	Supply current in RUN mode	All Peripherals enabled ⁽²⁾⁽³⁾	180	103	112	140	151	mA
			168	98	107	126	144	
			150	87	95	112	128	
			144	85	92	108	124	
			120	66	71	85	99	
			90	54	58	69	80	
			60	37	39	47	55	
			30	20	24	39	51	
			25	17	21	35	48	
			16	12	16	30	42	
			8	7	11	24	37	
			4	5	8	22	35	
		All Peripherals disabled ⁽³⁾	2	3	7	21	34	
			180	57	62	87	106	
			168	50	54	76	93	
			150	46	50	70	86	
			144	45	49	68	84	
			120	36	41	56	69	
			90	29	34	46	57	
			60	21	24	33	41	
			30	13	17	31	44	
			25	11	15	28	41	
			16	8	12	25	38	
			8	5	9	23	35	
			4	4	7	21	34	
			2	3	6.5	20	33	

1. Guaranteed by characterization unless otherwise specified.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in [Table 56: I/O static characteristics](#).

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see [Table 35: Peripheral current consumption](#)), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DD} is the MCU supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC⁷ code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

Table 52. EMI characteristics

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{CPU}]	Max vs. [f _{HSE} /f _{CPU}]	Unit
				25/168 MHz	25/180 MHz	
S _{EMI}	Peak level	V _{DD} = 3.3 V, T _A = 25 °C, LQFP176 package, conforming to SAE J1752/3 EEMBC, ART ON, all peripheral clocks enabled, clock dithering disabled.	0.1 to 30 MHz	16	19	dB μ V
			30 to 130 MHz	23	23	
			130 MHz to 1GHz	25	22	
			SAE EMI Level	4	4	
	Peak level	V _{DD} = 3.3 V, T _A = 25 °C, LQFP176 package, conforming to SAE J1752/3 EEMBC, ART ON, all peripheral clocks enabled, clock dithering enabled	0.1 to 30 MHz	17	16	dB μ V
			30 to 130 MHz	8	10	
			130 MHz to 1GHz	11	16	
			SAE EMI level	3.5	3.5	


Table 56. I/O static characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_{PU}	Weak pull-up equivalent resistor ⁽⁶⁾	All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID)	$V_{IN} = V_{SS}$	30	40	50
				7	10	14
R_{PD}	Weak pull-down equivalent resistor ⁽⁷⁾	All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID)	$V_{IN} = V_{DD}$	30	40	50
				7	10	14
$C_{IO}^{(8)}$	I/O pin capacitance	-	-	5	-	pF

1. Guaranteed by design.
2. Tested in production.
3. With a minimum of 200 mV.
4. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to [Table 55: I/O current injection susceptibility](#)
5. To sustain a voltage higher than $V_{DD} + 0.3$ V, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to [Table 55: I/O current injection susceptibility](#)
6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10% order).
7. Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10% order).
8. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in [Figure 35](#).

Figure 49. Ethernet MII timing diagram



ai15668b

Table 73. Dynamics characteristics: Ethernet MAC signals for MII⁽¹⁾

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$t_{su}(RXD)$	Receive data setup time	$1.71 \text{ V} < V_{DD} < 3.6 \text{ V}$	9	-	-	ns
$t_{ih}(RXD)$	Receive data hold time		10	-	-	
$t_{su}(DV)$	Data valid setup time		9	-	-	
$t_{ih}(DV)$	Data valid hold time		8	-	-	
$t_{su}(ER)$	Error setup time		6	-	-	
$t_{ih}(ER)$	Error hold time		8	-	-	
$t_d(TXEN)$	Transmit enable valid delay time	$2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	8	10	14	ns
		$1.71 \text{ V} < V_{DD} < 3.6 \text{ V}$	8	10	16	
$t_d(TXD)$	Transmit data valid delay time	$2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	7.5	10	15	
		$1.71 \text{ V} < V_{DD} < 3.6 \text{ V}$	7.5	10	17	

1. Guaranteed by characterization results.


CAN (controller area network) interface

Refer to [Section 6.3.17: I/O port characteristics](#) for more details on the input/output alternate function characteristics (CANx_TX and CANx_RX).

General PCB design guidelines


Power supply decoupling should be performed as shown in [Figure 52](#) or [Figure 53](#), depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

Figure 52. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})



ai17535b

1. V_{REF+} and V_{REF-} inputs are both available on UFBGA176. V_{REF+} is also available on LQFP100, LQFP144, and LQFP176. When V_{REF+} and V_{REF-} are not available, they are internally connected to V_{DDA} and V_{SSA} .

Figure 53. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})

ai17536c

1. V_{REF+} and V_{REF-} inputs are both available on UFBGA176. V_{REF+} is also available on LQFP100, LQFP144, and LQFP176. When V_{REF+} and V_{REF-} are not available, they are internally connected to V_{DDA} and V_{SSA} .

6.3.22 Temperature sensor characteristics

Table 80. Temperature sensor characteristics

Symbol	Parameter	Min	Typ	Max	Unit
$T_L^{(1)}$	V_{SENSE} linearity with temperature	-	± 1	± 2	°C
Avg_Slope ⁽¹⁾	Average slope	-	2.5		mV/°C
$V_{25}^{(1)}$	Voltage at 25 °C	-	0.76		V
$t_{START}^{(2)}$	Startup time	-	6	10	μs
$T_{S_temp}^{(2)}$	ADC sampling time when reading the temperature (1 °C accuracy)	10	-	-	μs

1. Guaranteed by characterization results.

2. Guaranteed by design.

Table 81. Temperature sensor calibration values

Symbol	Parameter	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, $V_{DDA} = 3.3$ V	0x1FFF 7A2C - 0x1FFF 7A2D
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C, $V_{DDA} = 3.3$ V	0x1FFF 7A2E - 0x1FFF 7A2F

Table 93. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$9T_{HCLK}$	$9T_{HCLK}+0.5$	ns
$t_{w(NWE)}$	FMC_NWE low time	$7T_{HCLK}$	$7T_{HCLK}+2$	ns
$t_{su(NWAIT_NE)}$	FMC_NWAIT valid before FMC_NEx high	$6T_{HCLK}+1.5$	-	ns
$t_{h(NE_NWAIT)}$	FMC_NEx hold time after FMC_NWAIT invalid	$4T_{HCLK}-1$	-	ns

1. $C_L = 30 \text{ pF}$.

2. Guaranteed by characterization results.

Synchronous waveforms and timings

Figure 59 through *Figure 62* represent synchronous waveforms and *Table 94* through *Table 97* provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- `BurstAccessMode = FMC_BurstAccessMode_Enable;`
- `MemoryType = FMC_MemoryType_CRAM;`
- `WriteBurst = FMC_WriteBurst_Enable;`
- `CLKDivision = 1;` (0 is not supported, see the STM32F4xx reference manual : RM0090)
- `DataLatency = 1` for NOR Flash; `DataLatency = 0` for PSRAM

In all timing tables, the T_{HCLK} is the HCLK clock period (with maximum $\text{FMC_CLK} = 90 \text{ MHz}$).

Table 94. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Min	Max	Unit
$t_{su(ADV-CLKH)}$	FMC_A/D[15:0] valid data before FMC_CLK high	5	-	ns
$t_h(CLKH-ADV)$	FMC_A/D[15:0] valid data after FMC_CLK high	0	-	ns
$t_{su(NWAIT-CLKH)}$	FMC_NWAIT valid before FMC_CLK high	4	-	ns
$t_h(CLKH-NWAIT)$	FMC_NWAIT valid after FMC_CLK high	0	-	ns

$$1. \quad C_L = 30 \text{ pF}$$

2. Guaranteed by characterization results.

Figure 60. Synchronous multiplexed PSRAM write timings






Figure 63. PC Card/CompactFlash controller waveforms for common memory read access



1. FMC_NCE4_2 remains high (inactive during 8-bit access).

Figure 64. PC Card/CompactFlash controller waveforms for common memory write access




Device marking for LQFP144

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which depends assembly location, are not indicated below.

Figure 88. LQFP144 marking example (package top view)



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.