



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	FR60 RISC
Core Size	32-Bit Single-Core
Speed	96MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	108
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	48K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 32x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f467bapmc-gse2-w002">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f467bapmc-gse2-w002</a>

## Contents

<b>1. Product Lineup</b>	4
<b>2. Pin Assignment</b>	7
2.1 MB91F467BA/466BA with MD_3=1	7
2.2 MB91F467BA/466BA with MD_3=0	8
2.3 MB91F465BB/464BB with MD_3=1	9
2.4 MB91F465BB/464BB with MD_3=0	10
<b>3. Pin Description</b>	11
3.1 MB91F467BA/466BA AND MB91F465BB/464BB with MD_3=1	11
3.2 MB91F467BA/466BA AND MB91F465BB/464BB with MD_3=0	16
<b>4. I/O Circuit Types</b>	21
<b>5. Handling Devices</b>	27
5.1 Preventing Latch-up	27
5.2 Handling of unused input pins	27
5.3 Power supply pins	27
5.4 Crystal oscillator circuit	27
5.5 Notes on using external clock	27
5.6 Mode pins (MD_x)	28
5.7 Notes on operating in PLL clock mode	28
5.8 Pull-up control	28
<b>6. Notes on Debugger</b>	29
6.1 Execution of the RETI Command	29
6.2 Break function	29
6.3 Operand break	29
6.4 Notes on PS register	29
<b>7. Block Diagram</b>	30
7.1 MB91F467BA/466BA with MD_3=1	30
7.2 MB91F467BA/466BA with MD_3=0	31
7.3 MB91F465BB/464BB with MD_3=1	32
7.4 MB91F465BB/464BB with MD_3=0	33
<b>8. CPU and Control Unit</b>	34
8.1 Features	34
8.2 Internal Architecture	34
8.3 Programming Model	35
8.4 Registers	36
<b>9. Embedded Program/Data Memory (Flash)</b>	39
9.1 Flash features	39
9.2 Operation Modes	39
9.3 Flash Access in CPU mode	40
9.4 Parallel Flash Programming Mode	47
9.5 Poweron Sequence in Parallel Programming Mode	50
9.6 Flash Security	50
<b>10. Memory Space</b>	53
<b>11. Memory Maps</b>	54
11.1 MB91F467BA, MB91F466BA	54
11.2 MB91F465BB, MB91F464BB	55
<b>12. I/O Map</b>	56
12.1 MB91F467BA/466BA, MB91F465BB/464BB	56
12.2 Flash Memory and External Bus Area	83
<b>13. Interrupt Vector Table</b>	87
<b>14. Recommended Settings</b>	91
14.1 PLL and Clock Gear Settings	91
14.2 Clock Modulator settings	92
<b>15. Electrical Characteristics</b>	97
15.1 Absolute Maximum Ratings	97
15.2 Recommended Operating Conditions	100
15.3 DC Characteristics	101
15.4 A/D Converter Characteristics	104
15.5 Alarm Comparator Characteristics	108
15.6 Flash Memory Program/Erase Characteristics	109
15.7 AC Characteristics	110
<b>16. Ordering Information</b>	122
<b>17. Package Dimension</b>	123
<b>18. Revision History</b>	124
<b>19. Main Changes in this Edition</b>	124
<b>Document History</b>	125


## 1. Product Lineup

Feature	MB91V460	MB91F465BB/464BB	MB91F467BA/466BA
Max. core frequency (CLKB)	80 MHz	100 MHz	96 MHz
Max. resource frequency (CLKP)	40 MHz	50 MHz	48 MHz
Max. external bus frequency (CLKT)	40 MHz	50 MHz	48 MHz
Max. CAN frequency (CLKCAN)	20 MHz	50 MHz	48 MHz
Technology	0.35µm	0.18µm	0.18µm
Watchdog	yes	yes	yes
Watchdog (RC osc. based)	yes (disengageable)	yes	yes
Bit Search	yes	yes	yes
Reset input (INITX)	yes	yes	yes
Hardware standby input (HSTX)	yes	no	no
Clock Modulator	yes	yes	yes
Clock Monitor	yes	yes	yes
Low Power Mode	yes	yes	yes
DMA	5 ch	5 ch	5 ch
MMU/MPU	MPU (16 ch) <sup>[1]</sup>	MPU (8 ch) <sup>[1]</sup>	MPU (8 ch) <sup>[1]</sup>
Flash memory	Emulation SRAM 32bit read data	MB91F465BB: 544 KByte MB91F464BB: 416 KByte	MB91F467BA: 1088 KByte MB91F466BA: 832 KByte
Satellite Flash memory	-	-	-
Flash Protection	-	yes	yes
D-RAM	64 KByte	24 KByte	24 KByte
ID-RAM	64 KByte	16 KByte	16 KByte
Flash-Cache (Instruction cache)	16 KByte	8 KByte	8 KByte
Boot-ROM / BI-ROM	4 KByte fixed	4 KByte	4 KByte
RTC	1 ch	1 ch	1 ch
Free Running Timer	8 ch	8 ch <sup>[2]</sup>	8 ch <sup>[2]</sup>
ICU	8 ch	MD_3=0: 8 ch MD_3=1: 4 ch <sup>[3]</sup>	MD_3=0: 8 ch MD_3=1: 4 ch <sup>[3]</sup>
OCU	8 ch	MD_3=0: 8 ch MD_3=1: 4 ch <sup>[4]</sup>	MD_3=0: 8 ch MD_3=1: 4 ch <sup>[4]</sup>
Reload Timer	8 ch	8 ch <sup>[5]</sup>	8 ch <sup>[5]</sup>
PPG 16-bit	16 ch	MD_3=0: 16 ch MD_3=1: 8 ch <sup>[6]</sup>	MD_3=0: 16 ch MD_3=1: 8 ch <sup>[6]</sup>
PFM 16-bit	1 ch	-	-
Sound Generator	1 ch	1 ch	1 ch
Up/Down Counter (8/16 bit)	4 ch (8-bit) / 2 ch (16-bit)	MD_3=0: 2 ch (8-bit) / 1 ch (16bit) MD_3=1: NA <sup>[7]</sup>	MD_3=0: 2 ch (8-bit) / 1 ch (16bit) MD_3=1: NA <sup>[7]</sup>
C_CAN	6 ch (128msg)	3 ch (32msg)	6 ch (32msg)

## 2. Pin Assignment

### 2.1 MB91F467BA/466BA with MD\_3=1

(TOP VIEW)



### 3. Pin Description

#### 3.1 MB91F467BA/466BA AND MB91F465BB/464BB with MD\_3=1

Pin no.	Pin name	I/O	I/O circuit type <sup>[1]</sup>	Function
2, 3	P07_6, P07_7	I/O	B	General-purpose input/output port
	A6, A7			Signal pins of external address bus (bit6 to bit7)
4 to 11	P06_0 to P06_7	I/O	B	General-purpose input/output port
	A8 to A15			Signal pins of external address bus (bit8 to bit15)
12 to 17	P05_0 to P05_5	I/O	A	General-purpose input/output port
	A16 to A21			Signal pins of external address bus (bit16 to bit21)
20 to 27	P01_0 to P01_7	I/O	A	General-purpose input/output port
	D16 to D23			Signal pins of external data bus (bit16 to bit23)
28 to 35	P00_0 to P00_7	I/O	A	General-purpose input/output port
	D24 to D31			Signal pins of external data bus (bit24 to bit31)
38	P10_0	I/O	A	General-purpose input/output port
	SYSCLK			External bus clock output pin
39	P09_0	I/O	A	General-purpose input/output port
	CSX0			Chip select output pins
40	P09_1	I/O	A	General-purpose input/output port
	CSX1			Chip select output pins
41	P08_0	I/O	A	General-purpose input/output port
	WRX0			External write strobe output pins
42	P08_4	I/O	A	General-purpose input/output port
	RDX			External read strobe output pin
43	P08_7	I/O	A	General-purpose input/output port
	RDY			External ready input pin
44	P08_1 Not on MB91F467BA/MB91F466 BA	I/O	A	General-purpose input/output port
	WRX1			External write strobe output pins
	INT0 Not on MB91F467BA/MB91F466 BA			External interrupt input, can only be used in general-purpose IO port mode
45	P24_1	I/O	A	General-purpose input/output port
	INT1			External interrupt input pins
46	P23_0	I/O	A	General-purpose input/output port
	RX0			RX input pin of CAN0
	INT8			External interrupt input pins
47	P23_1	I/O	A	General-purpose input/output port
	TX0			TX output pin of CAN0

## 5.6 Mode Pins (MD\_x)

These pins should be connected directly to the power supply or ground pins. To prevent the device from entering test mode accidentally due to noise, minimize the lengths of the patterns between each mode pin and power supply pin or ground pin on the printed circuit board as possible and connect them with low impedance.

## 5.7 Notes on Operating in PLL Clock Mode


If the oscillator is disconnected or the clock input stops when the PLL clock is selected, the microcontroller may continue to operate at the free-running frequency of the self-oscillating circuit of the PLL. However, this self-running operation cannot be guaranteed.

## 5.8 Pull-up Control

The AC standard is not guaranteed in case a pull-up resistor is connected to the pin serving as an external bus pin.


## 7. Block Diagram

### 7.1 MB91F467BA/466BA with MD\_3=1



## 8.3 Programming Model

### 8.3.1 Basic Programming Model



## 9. Embedded Program/Data Memory (Flash)

### 9.1 Flash features

- MB91F467BA: 1088 Kbytes ( $16 \times 64$  Kbytes +  $8 \times 8$  Kbytes = 8.5 Mbits)
- MB91F466BA: 832 Kbytes ( $12 \times 64$  Kbytes +  $8 \times 8$  Kbytes = 6.5 Mbits)
- MB91F465BB: 544 Kbytes ( $8 \times 64$  Kbytes +  $4 \times 8$  Kbytes = 4.25 Mbits)
- MB91F464BB: 416 Kbytes ( $6 \times 64$  Kbytes +  $4 \times 8$  Kbytes = 3.25 Mbits)
- Programmable wait states for read/write access
- Flash and Boot security with security vector at 0x0014:8000 - 0x0014:800F
- Boot security
- Basic specification: Same as MBM29LV400TC (except size and part of sector configuration)

### 9.2 Operation Modes

#### 9.2.1 64-bit CPU mode (available on MB91F467BA/466BA only) :

- CPU reads and executes programs in word (32-bit) length units.
- Flash writing is not possible.
- Actual Flash Memory access is performed in d-word (64-bit) length units.

#### 9.2.2 32-bit CPU mode:

- CPU reads and executes programs in word (32-bit) length units.
- Actual Flash Memory access is performed in word (32-bit) length units.

#### 9.2.3 16-bit CPU mode:

- CPU reads and writes in half-word (16-bit) length units.
- Program execution from the Flash is not possible.
- Actual Flash Memory access is performed in word (16-bit) length units.

#### 9.2.4 Flash Memory Mode (External Access to Flash Memory Enabled)

**Note:** The operation mode of the flash memory can be selected using a Boot-ROM function. The function start address is 0xBF60. The parameter description is given in the Hardware Manual in chapter 54.6 "Flash Access Mode Switching".

### 9.3.1.3 Flash Memory Map MB91F465BB

Addr								
0014:FFFFh 0014:C000h	SA6 (8KB)				SA7 (8KB)			
0014:BFFFh 0014:8000h	SA4 (8KB)				SA5 (8KB)			
0014:7FFFh 0014:4000h	SA2 (8KB)				SA3 (8KB)			
0014:3FFFh 0014:0000h	SA0 (8KB)				SA1 (8KB)			
0013:FFFFh 0012:0000h	SA22 (64KB)				SA23 (64KB)			
0011:FFFFh 0010:0000h	SA20 (64KB)				SA21 (64KB)			
000F:FFFFh 000E:0000h	SA18 (64KB)				SA19 (64KB)			
000D:FFFFh 000C:0000h	SA16 (64KB)				SA17 (64KB)			
000B:FFFFh 000A:0000h	SA14 (64KB)				SA15 (64KB)			
0009:FFFFh 0008:0000h	SA12 (64KB)				SA13 (64KB)			
0007:FFFFh 0006:0000h	SA10 (64KB)				SA11 (64KB)			
0005:FFFFh 0004:0000h	SA8 (64KB)				SA9 (64KB)			
16bit read/write	addr+0	addr+1	addr+2	addr+3	addr+4	addr+5	addr+6	addr+7
	dat[31:16]		dat[15:0]		dat[31:16]		dat[15:0]	
32bit read	dat[31:0]				dat[31:0]			
Legend	Memory not available in this area				Memory available in this area			

#### 9.4.2 Pin Connections in Parallel Programming Mode

Resetting after setting the MD[2:0] pins to [111] will halt CPU functioning. At this time, the Flash memory's interface circuit enables direct control of the Flash memory unit from external pins by directly linking some of the signals to GP-Ports. Please see table below for signal mapping.

In this mode, the Flash memory appears to the external pins as a stand-alone unit. This mode is generally set when writing/erasing using the parallel Flash programmer. In this mode, all operations of the 8.5 Mbits Flash memory's Auto Algorithms are available.

**Table 1. Correspondence between MBM29LV400TC and Flash Memory Control Signals**

MBM29LV400TCE xternal pins	FR-CPU mode	MB91F467BA/466BA/F465BB/F464BB External Pins			Comment
		Flash memory mode	Normal function	Pin number	
-	INITX	-	INITX	84	
RESET	-	FRSTX	GP16_6	70	
-	-	MD2	MD2	76	Set to '1'
-	-	MD1	MD1	75	Set to '1'
-	-	MD0	MD0	74	Set to '1'
RY/BY	FMCS:RDY bit	RY/BYX	GP18_2	100	
BYTE	Internally fixed to 'H'	BYTEX	GP16_4	68	
WE	Internal control signal + control via interface circuit	WEX	GP16_7	71	
OE		OEX	GP07_7	3	
CE		CEX	GP07_6	2	
-		ATDIN	GP18_6	103	Set to '0'
-		EQIN	GP18_5	102	Set to '0'
-		TESTX	GP16_5	69	Set to '1'
-		RDYI	GP18_4	101	Set to '0'
A-1		FA0	GP05_5	17	Set to '0'
A0 to A3	Internal address bus	FA1 to FA4	GP19_0 to GP19_2, GP19_4	92 to 95	
A4 to A7		FA5 to FA8	GP19_5 to GP19_6, GP18_0 to GP18_1	96 to 99	
A8 to A11		FA9 to FA12	GP06_0 to GP06_3	4 to 7	
A12 to A15		FA13 to FA16	GP06_4 to GP06_7	8 to 11	
A16 to A18		FA17 to FA19	GP05_0 to GP05_2	12 to 14	
A19		FA20	GP05_3	15	See note [1]
-		FA21	GP05_4	16	See note [2]
DQ0 to DQ7	Internal data bus	DQ0 to DQ7	GP00_0 to GP00_7	28 to 35	
DQ8 to DQ15		DQ8 to DQ15	GP01_0 to GP01_7	20 to 27	

1. A19 is used as address bit on MB91F467BA/F466BA. For MB91F465BB/F464BB, set this pin to '1'.
2. For MB91F467BA/F466BA, set this pin to '1'. For MB91F465BB/F464BB, this pin can be left open.

### 9.6.2.2 FSV1 (bit15 to bit0) MB91F467BA/466BA

The setting of the Flash Security Vector FSV1 bits [15:0] is responsible for the individual write protection of the 8 KBytes sectors. It is only evaluated if write protection bit FSV1[17] is set.

**Table 3. Explanation of the bits in the Flash Security Vector FSV1[15:0]**

FSV1 bit	Sector	Enable Write Protection	Disable Write Protection	Comment
FSV1[0]	SA0	set to "0"	set to "1"	
FSV1[1]	SA1	set to "0"	set to "1"	
FSV1[2]	SA2	set to "0"	set to "1"	
FSV1[3]	SA3	set to "0"	set to "1"	
FSV1[4]	SA4	set to "0"	—	Write protection is mandatory!
FSV1[5]	SA5	set to "0"	set to "1"	
FSV1[6]	SA6	set to "0"	set to "1"	
FSV1[7]	SA7	set to "0"	set to "1"	
FSV1[15:8]	—	—	—	not available

**Note:** It is mandatory to always set the sector where the Flash Security Vectors FSV1 and FSV2 are located to write protected (here sector SA4). Otherwise it is possible to overwrite the Security Vector to a setting where it is possible to either read out the Flash content or manipulate data by writing. See section “Flash access in CPU mode” for an overview about the sector organisation of the Flash Memory.

### 9.6.2.3 FSV1 (bit15 to bit0) MB91F465BB/464BB

The setting of the Flash Security Vector FSV1 bits [15:0] is responsible for the individual write protection of the 8 KBytes sectors. It is only evaluated if write protection bit FSV1[17] is set.

**Table 4. Explanation of the bits in the Flash Security Vector FSV1[15:0]**

FSV1 bit	Sector	Enable Write Protection	Disable Write Protection	Comment
FSV1[3:0]	—	—	—	not available
FSV1[4]	SA4	set to "0"	—	Write protection is mandatory!
FSV1[5]	SA5	set to "0"	set to "1"	
FSV1[6]	SA6	set to "0"	set to "1"	
FSV1[7]	SA7	set to "0"	set to "1"	
FSV1[15:8]	—	—	—	not available

**Note:** It is mandatory to always set the sector where the Flash Security Vectors FSV1 and FSV2 are located to write protected (here sector SA4). Otherwise it is possible to overwrite the Security Vector to a setting where it is possible to either read out the Flash content or manipulate data by writing. See section “Flash access in CPU mode” for an overview about the sector organisation of the Flash Memory.

## 11.2 MB91F465BB, MB91F464BB

MB91F465BB

00000000H	I/O (direct addressing area)
00000400H	I/O
00001000H	DMA
00002000H	
00004000H	Flash-Cache (8 KBytes)
00006000H	
00007000H	Flash memory control
00008000H	
0000B000H	Boot ROM (4 Kbytes)
0000C000H	CAN
0000D000H	
0002A000H	D-RAM (0 wait, 24 Kbytes)
00030000H	ID-RAM (16 Kbytes)
00034000H	
00040000H	External bus area
00080000H	
	Flash memory (512 Kbytes)
00100000H	External bus area
00148000H	Flash memory (32 Kbytes)
00150000H	
00180000H	External bus area
00500000H	
FFFFFFFFFFH	External data bus

Note:

Access prohibited areas

MB91F464BB

00000000H	I/O (direct addressing area)
00000400H	I/O
00001000H	DMA
00002000H	
00004000H	Flash-Cache (8 KBytes)
00006000H	
00007000H	Flash memory control
00008000H	
0000B000H	Boot ROM (4 Kbytes)
0000C000H	CAN
0000D000H	
0002A000H	D-RAM (0 wait, 24 Kbytes)
00030000H	ID-RAM (16 Kbytes)
00034000H	
00040000H	External bus area
00080000H	
000A0000H	Flash memory (384 Kbytes)
00100000H	External bus area
00148000H	Flash memory (32 Kbytes)
00150000H	
00180000H	External bus area
00500000H	
FFFFFFFFFFH	External data bus

Note:

Access prohibited areas

Address	Register				Block
	+0	+1	+2	+3	
000000 <sub>H</sub>	PDR00 [R/W] XXXXXXXXXX	PDR01 [R/W] XXXXXXXXXX	Reserved	Reserved	R-bus Port Data Register
000004 <sub>H</sub>	Reserved	PDR05 [R/W] -- XXXXXX	PDR06 [R/W] XXXXXXXXXX	PDR07 [R/W] XXXXXXXXXX	
000008 <sub>H</sub>	PDR08 [R/W] X -- X --- X	PDR09 [R/W] ----- XX	PDR10 [R/W] ----- X	Reserved	
00000C <sub>H</sub>	Reserved	Reserved	PDR14 [R/W] XXXXXXXXXX	PDR15 [R/W] XXXXXXXXXX	
000010 <sub>H</sub>	PDR16 [R/W] XXXXXXXXXX	PDR17 [R/W] XXXXXXXXXX	PDR18 [R/W] - XXX - XXX	PDR19 [R/W] - XXX - XXX	
000014 <sub>H</sub>	PDR20 [R/W] - XXX - XXX	PDR21 [R/W] ----- XX	PDR22 [R/W] XXXXXXXXXX	PDR23 [R/W] XXXXXXXXXX	
000018 <sub>H</sub>	PDR24 [R/W] XXXXXXXXXX	Reserved	PDR26 [R/W] XXXXXXXXXX	PDR27 [R/W] XXXXXXXXXX	
00001C <sub>H</sub>	PDR28 [R/W] XXXXXXXXXX	PDR29 [R/W] XXXXXXXXXX	Reserved	Reserved	
000020 <sub>H</sub> to 00002C <sub>H</sub>	Reserved				
000030 <sub>H</sub>	EIRR0 [R/W] MB91F467BA: 00000000:MD3=0 11110000:MD3=1  MB91F465BB: XXXXXXXXXX	ENIRO [R/W] 00000000	ELVR0 [R/W] 00000000 00000000		External interrupt (INT 0 to INT 7)
000034 <sub>H</sub>	EIRR1 [R/W] MB91F467BA: 00000000  MB91F465BB: XXXXXXXXXX	ENIR1 [R/W] 00000000	ELVR1 [R/W] 00000000 00000000		External interrupt (INT 8 to INT 15)
000038 <sub>H</sub>	DICR [R/W] ----- 0	HRCL [R/W] 0 -- 1111	RBSYNC		Delay interrupt
00003C <sub>H</sub>	Reserved				Reserved
000040 <sub>H</sub>	SCR00 [R/W,W] 00000000	SMR00 [R/W,W] 00000000	SSR00 [R/W,R] 00001000	RDR00/TDR00 [R/W] 00000000	LIN-USART 0
000044 <sub>H</sub>	ESCR00 [R/W] 00000X00	ECCR00 [R/W,R,W] -00000XX	Reserved		
000048 <sub>H</sub> 00004C <sub>H</sub>	Reserved				Reserved
000050 <sub>H</sub>	SCR02 [R/W,W] 00000000	SMR02 [R/W,W] 00000000	SSR02 [R/W,R] 00001000	RDR02/TDR02 [R/W] 00000000	LIN-USART 2
000054 <sub>H</sub>	ESCR02 [R/W] 00000X00	ECCR02 [R/W,R,W] -00000XX	Reserved		

Address	Register				Block	
	+0	+1	+2	+3		
000640 <sub>H</sub>	ASR0 [R/W] 00000000 00000000		ACR0 [R/W] 1111**00 00000000 <sup>[2]</sup>		External Bus Unit	
000644 <sub>H</sub>	ASR1 [R/W] XXXXXXXX XXXXXXXX		ACR1 [R/W] XXXXXXXX XXXXXXXX			
000648 <sub>H</sub>	ASR2 [R/W] XXXXXXXX XXXXXXXX		ACR2 [R/W] XXXXXXXX XXXXXXXX			
00064C <sub>H</sub>	ASR3 [R/W] XXXXXXXX XXXXXXXX		ACR3 [R/W] XXXXXXXX XXXXXXXX			
000650 <sub>H</sub>	ASR4 [R/W] XXXXXXXX XXXXXXXX		ACR4 [R/W] XXXXXXXX XXXXXXXX			
000654 <sub>H</sub>	ASR5 [R/W] XXXXXXXX XXXXXXXX		ACR5 [R/W] XXXXXXXX XXXXXXXX			
000658 <sub>H</sub>	ASR6 [R/W] XXXXXXXX XXXXXXXX		ACR6 [R/W] XXXXXXXX XXXXXXXX			
00065C <sub>H</sub>	ASR7 [R/W] XXXXXXXX XXXXXXXX		ACR7 [R/W] XXXXXXXX XXXXXXXX			
000660 <sub>H</sub>	AWR0 [R/W] 01111111 11111*11		AWR1 [R/W] XXXXXXXX XXXXXXXX			
000664 <sub>H</sub>	AWR2 [R/W] XXXXXXXX XXXXXXXX		AWR3 [R/W] XXXXXXXX XXXXXXXX			
000668 <sub>H</sub>	AWR4 [R/W] XXXXXXXX XXXXXXXX		AWR5 [R/W] XXXXXXXX XXXXXXXX			
00066C <sub>H</sub>	AWR6 [R/W] XXXXXXXX XXXXXXXX		AWR7 [R/W] XXXXXXXX XXXXXXXX			
000670 <sub>H</sub>	MCRA [R/W] XXXXXXXX	MCRB [R/W] XXXXXXXX	Reserved			
000674 <sub>H</sub>	Reserved					
000678 <sub>H</sub>	IOWR0 [R/W] XXXXXXXX	IOWR1 [R/W] XXXXXXXX	IOWR2 [R/W] XXXXXXXX	IOWR3 [R/W] XXXXXXXX		
00067C <sub>H</sub>	Reserved					
000680 <sub>H</sub>	CSER [R/W] 00000001	CHER [R/W] 11111111	Reserved	TCR [R/W] 0000**** <sup>[3]</sup>		
000684 <sub>H</sub>	RCRH [R/W] 00XXXXXX	RCRL [R/W] XXXX0XXX	Reserved			
000688 <sub>H</sub> to 0007F8 <sub>H</sub>	Reserved					
0007FC <sub>H</sub>	Reserved	MODR [W] XXXXXXXX	Reserved		Mode Register	
000800 <sub>H</sub> to 000CFC <sub>H</sub>	Reserved					

Address	Register				Block	
	+0	+1	+2	+3		
001000 <sub>H</sub>	DMASA0 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMAC	
001004 <sub>H</sub>	DMADA0 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001008 <sub>H</sub>	DMASA1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00100C <sub>H</sub>	DMADA1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001010 <sub>H</sub>	DMASA2 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001014 <sub>H</sub>	DMADA2 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001018 <sub>H</sub>	DMASA3 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00101C <sub>H</sub>	DMADA3 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001020 <sub>H</sub>	DMASA4 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001024 <sub>H</sub>	DMADA4 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001028 <sub>H</sub> to 003FFC <sub>H</sub>	Reserved				Reserved	
002000 <sub>H</sub> to 006FFC <sub>H</sub>	Flash-cache size is 8 Kbytes : 004000 <sub>H</sub> to 005FFC <sub>H</sub>				Flash-cache / I-RAM area	
007000 <sub>H</sub>	FMCS [R/W] 01101000	FMCR [R/W] ---- 0000	FCHCR [R/W] ----- 00 10000011		Flash Memory/ I-Cache Control Register	
007004 <sub>H</sub>	FMWT [R/W] 11111111 11111111		Reserved	FMPS [R/W] ----- 000		
007008 <sub>H</sub>	FMAC [R] 00000000 00000000 00000000 00000000					
00700C <sub>H</sub>	FCHA0 [R/W] ----- -- 000000 00000000 00000000				I-Cache Non-cacheable area setting Register	
007010 <sub>H</sub>	FCHA1 [R/W] ----- -- 000000 00000000 00000000					
007014 <sub>H</sub> to 007FFC <sub>H</sub>	Reserved				Reserved	
008000 <sub>H</sub> to 00BFFC <sub>H</sub>	Boot-ROM size is 4 Kbytes : 00B000 <sub>H</sub> to 00BFFC <sub>H</sub> (instruction access is 1 wait cycle, data access is 1 wait cycle)				Boot ROM area	
00C000 <sub>H</sub>	CTRL0 [R/W] 00000000 00000001		STAT0 [R/W] 00000000 00000000		CAN 0 Control Register	
00C004 <sub>H</sub>	ERRCNT0 [R] 00000000 00000000		BTR0 [R/W] 00100011 00000001			
00C008 <sub>H</sub>	INTR0 [R] 00000000 00000000		TESTR0 [R/W] 00000000 X0000000			
00C00C <sub>H</sub>	BRPE0 [R/W] 00000000 00000000		CBSYNC0			

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]
1	5	02AE	40	34.9	46.8
1	7	02ED	40	33.1	50.5
1	9	032C	40	31.5	54.8
1	11	036B	40	30	59.9
1	13	03AA	40	28.7	66.1
1	15	03E9	40	27.4	73.7
2	3	046E	40	34.9	46.8
2	5	04AC	40	31.5	54.8
2	7	04EA	40	28.7	66.1
2	9	0528	40	26.3	83.3
3	3	066D	40	33.1	50.5
3	5	06AA	40	28.7	66.1
3	7	06E7	40	25.3	95.8
4	3	086C	40	31.5	54.8
4	5	08A8	40	26.3	83.3
5	3	0A6B	40	30	59.9
6	3	0C6A	40	28.7	66.1
7	3	0E69	40	27.4	73.7
8	3	1068	40	26.3	83.3
9	3	1267	40	25.3	95.8
1	3	026F	36	33.3	39.2
1	5	02AE	36	31.5	42
1	7	02ED	36	29.9	45.3
1	9	032C	36	28.4	49.2
1	11	036B	36	27.1	53.8
1	13	03AA	36	25.8	59.3
1	15	03E9	36	24.7	66.1
2	3	046E	36	31.5	42
2	5	04AC	36	28.4	49.2
2	7	04EA	36	25.8	59.3
2	9	0528	36	23.7	74.7
3	3	066D	36	29.9	45.3
3	5	06AA	36	25.8	59.3
3	7	06E7	36	22.8	85.8
4	3	086C	36	28.4	49.2
4	5	08A8	36	23.7	74.7
5	3	0A6B	36	27.1	53.8
6	3	0C6A	36	25.8	59.3
7	3	0E69	36	24.7	66.1
8	3	1068	36	23.7	74.7


## 15.7 AC Characteristics

### 15.7.1 Clock Timing

( $V_{DD5} = 3.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS5} = AV_{SS5} = 0 \text{ V}$ ,  $T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value			Unit	Condition
			Min	Typ	Max		
Clock frequency	$f_C$	X0 X1	3.5	4	16	MHz	Opposite phase external supply or crystal
		X0A X1A	32	32.768	100	kHz	


Figure 3. Clock timing condition



### 15.7.2 Reset Input Ratings

( $V_{DD5} = 3.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS5} = AV_{SS5} = 0 \text{ V}$ ,  $T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
INITX input time (at power-on)	$t_{INTL}$	INITX	—	8	—	ms
INITX input time (other than the above)				20	—	μs



### 15.7.7 External Bus AC Timings at $V_{DD35} = 3.0$ to $5.5$ V

**Note:** This chapter is applicable to MB91F467BA/F466BA

■ Conditions during AC measurements

All AC tests were measured under the following conditions:

- $-IO_{drive} = 5$  mA
- $-V_{DD35} = 4.5$  V to  $5.5$  V,  $I_{load} = 3$  mA
- $-V_{SS5} = 0$  V
- $-Ta = -40$  °C to  $+125$  °C
- $-C_I = 50$  pF
- $-VOL = 0.5 \times V_{DD35}$
- $-VOH = 0.5 \times V_{DD35}$
- $-EPILR = 0$ ,  $PILR = 1$  (Automotive Level = worst case)


#### 15.7.7.1 Basic Timing


( $V_{DD35} = 3.0$  V to  $5.5$  V,  $V_{SS5} = AV_{SS5} = 0$  V,  $T_A = -40$  °C to  $+125$  °C)

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK	$t_{CLCH}$	SYSCLK	$1/2 \times t_{CLKT} - 1$	$1/2 \times t_{CLKT} + 9$	ns
	$t_{CHCL}$		$1/2 \times t_{CLKT} - 9$	$1/2 \times t_{CLKT} + 1$	ns
SYSCLK $\downarrow$ to CSXn delay time	$t_{CLCSL}$	SYSCLK CSXn	-	8	ns
	$t_{CLCSH}$		-	12	ns
SYSCLK $\uparrow$ to CSXn delay time (Addr $\rightarrow$ CS delay)	$t_{CHCSL}$		- 6	+ 1	ns
SYSCLK $\downarrow$ to Address valid delay time	$t_{CLAV}$	SYSCLK A21 to A0	-	13	ns

**Note:**  $t_{CLKT}$  is the cycle time of the external bus clock.

## 17. Package Dimension

144-pin plastic LQFP  (FPT-144P-M08)	<table border="1"> <tbody> <tr> <td>Lead pitch</td><td>0.50 mm</td></tr> <tr> <td>Package width × package length</td><td>20.0 × 20.0 mm</td></tr> <tr> <td>Lead shape</td><td>Gullwing</td></tr> <tr> <td>Sealing method</td><td>Plastic mold</td></tr> <tr> <td>Mounting height</td><td>1.70 mm MAX</td></tr> <tr> <td>Weight</td><td>1.20g</td></tr> <tr> <td>Code (Reference)</td><td>P-LFQFP144-20×20-0.50</td></tr> </tbody> </table>	Lead pitch	0.50 mm	Package width × package length	20.0 × 20.0 mm	Lead shape	Gullwing	Sealing method	Plastic mold	Mounting height	1.70 mm MAX	Weight	1.20g	Code (Reference)	P-LFQFP144-20×20-0.50
Lead pitch	0.50 mm														
Package width × package length	20.0 × 20.0 mm														
Lead shape	Gullwing														
Sealing method	Plastic mold														
Mounting height	1.70 mm MAX														
Weight	1.20g														
Code (Reference)	P-LFQFP144-20×20-0.50														



## Document History

Document Title: MB91F467BA/466BA, MB91F465BB/464BB, FR60 MB91460B Series, 32-bit Microcontroller Datasheet Document Number: 002-04608				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	AKIH	08/17/2009	Migrated to Cypress and assigned document number 002-04608. No change to document contents or format.
*A	5221423	AKIH	04/25/2016	Updated to Cypress template