

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	FR60 RISC
Core Size	32-Bit Single-Core
Speed	96MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	108
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	48K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 32x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f467bapmc-gse2-w003

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



3. Pin Description

3.1 MB91F467BA/466BA AND MB91F465BB/464BB with MD_3=1

Pin no.	Pin name	I/O	I/O circuit type ^[1]	Function
2, 3	P07_6, P07_7	I/O	В	General-purpose input/output port
2, 3	A6, A7			Signal pins of external address bus (bit6 to bit7)
4 to 11	P06_0 to P06_7	I/O B		General-purpose input/output port
4 (0 11	A8 to A15			Signal pins of external address bus (bit8 to bit15)
10 to 17	P05_0 to P05_5	1/0	^	General-purpose input/output port
12 to 17	A16 to A21	I/O	A	Signal pins of external address bus (bit16 to bit21)
20 4- 27	P01_0 to P01_7	1/0	Δ.	General-purpose input/output port
20 to 27	D16 to D23	I/O	A	Signal pins of external data bus (bit16 to bit23)
20 4- 25	P00_0 to P00_7	1/0	Δ.	General-purpose input/output port
28 to 35	D24 to D31	I/O	A	Signal pins of external data bus (bit24 to bit31)
20	P10_0	1/0	Δ.	General-purpose input/output port
38	SYSCLK	I/O	A	External bus clock output pin
00	P09_0	1/0		General-purpose input/output port
39	CSX0	I/O	A	Chip select output pins
40	P09_1	I/O A -		General-purpose input/output port
40	CSX1			Chip select output pins
44	P08_0	I/O A		General-purpose input/output port
41	WRX0			External write strobe output pins
40	P08_4			General-purpose input/output port
42	RDX	I/O	A	External read strobe output pin
40	P08_7	1/0		General-purpose input/output port
43	RDY	I/O	Α	External ready input pin
	P08_1 Not on MB91F467BA/MB91F466 BA			General-purpose input/output port
44	WRX1	I/O	Α	External write strobe output pins
	INT0 Not on MB91F467BA/MB91F466 BA			External interrupt input, can only be used in general-purpose IO port mode
	P24_1			General-purpose input/output port
45	INT1	I/O A —		External interrupt input pins
	P23_0			General-purpose input/output port
46	RX0 I/O A		Α	RX input pin of CAN0
	INT8			External interrupt input pins
4-	P23_1	110		General-purpose input/output port
47	TX0	I/O A -		TX output pin of CAN0

Document Number: 002-04608 Rev. *A



Pin no.	Pin name	I/O	I/O circuit type ^[1]	Function
	P23_2			General-purpose input/output port
48	RX1	I/O	Α	RX input pin of CAN1
	INT9			External interrupt input pins
49	P23_3	I/O A		General-purpose input/output port
49	TX1	1/0	^	TX output pin of CAN1
	P23_4			General-purpose input/output port
50	RX2	I/O	Α	RX input pin of CAN2
	INT10			External interrupt input pin
51	P23_5	I/O	А	General-purpose input/output port
31	TX2	1/0	^	TX output pin of CAN2
	P23_6			General-purpose input/output port
52	INT11	I/O	Α	External interrupt input pin
	MB91F467BA/MB91F466 BA: RX3			RX input pin of CAN3
	P23_7			General-purpose input/output port
53	MB91F467BA/MB91F466 BA: TX3	I/O	A	TX output pin of CAN3
	P22_0			General-purpose input/output port
56	INT12	I/O	Α	External interrupt input pin
00	MB91F467BA/MB91F466 BA: RX4	1/0	A	RX input pin of CAN4
	P22_1			General-purpose input/output port
57	MB91F467BA/MB91F466 BA: TX4	I/O	A	TX output pin of CAN4
	P22_2			General-purpose input/output port
58	INT13	I/O	Α	External interrupt input pin
00	MB91F467BA/MB91F466 BA: RX5	"."		RX input pin of CAN5
	P22_3			General-purpose input/output port
59	MB91F467BA/MB91F466 BA: TX5	I/O	A	TX output pin of CAN5
	P22_4			General-purpose input/output port
60	SDA0	I/O	С	I ² C bus DATA input/output pin (open drain)
	INT14			External interrupt input pin
61	P22_5	I/O	С	General-purpose input/output port
01	SCL0	1/0		I ² C bus clock input/output pin (open drain)
	P22_6			General-purpose input/output port
62	SDA1	I/O	С	I ² C bus DATA input/output pin (open drain)
	INT15			External interrupt input pin
62	P22_7	1/0		General-purpose input/output port
63	SCL1	I/O	С	I ² C bus clock input/output pin (open drain)



3.1.1 Power supply/Ground pins

Pin no.	Pin name	I/O	Function
1, 19, 37, 55, 73, 81, 86, 91, 109, 127	VSS5		Ground pins
54, 72, 90, 108, 126	VDD5		Power supply pins
88, 89	VDD5R		Power supply pins for internal regulator
105	AVSS5	Supply	Analog ground pin for A/D converter
107	AVCC5		Power supply pin for A/D converter
106	AVRH5		Reference power supply pin for A/D converter
87	VCC18C		Capacitor connection pin for internal regulator
18, 36, 144	VDD35		Power supply pins for external bus part of I/O ring



Pin no.	Pin name	I/O	I/O circuit type ^[1]	Function
	P22_4			General-purpose input/output ports
60	SDA0	I/O	С	I ² C bus DATA input/output pin (open drain)
	INT14			External interrupt input pin
61 -	P22_5			General-purpose input/output ports
01	SCL0] "//		I ² C bus clock input/output pin (open drain)
	P22_6			General-purpose input/output ports
62	SDA1	I/O	С	I ² C bus DATA input/output pin (open drain)
	INT15	1		External interrupt input pin
00	P22_7	1/0	0	General-purpose input/output ports
63	SCL1	1/0	С	I ² C bus clock input/output pin (open drain)
044- 07	P16_0 to P16_3	1/0		General-purpose input/output ports
64 to 67	PPG8 to PPG11	1/0	А	Output pins of PPG timer
	P16_4			General-purpose input/output ports
68	PPG12	I/O	Α	Output pins of PPG timer
	SGA	1		SGA output pin of sound generator
	P16_5			General-purpose input/output ports
69	PPG13	1/0	Α	Output pins of PPG timer
	SGO			SG0 output pin of sound generator
70	P16_6	1/0		General-purpose input/output ports
70	PPG14	1/0	А	Output pins of PPG timer
	P16_7			General-purpose input/output ports
71	PPG15	1/0	Α	Output pins of PPG timer
	ATGX			A/D converter external trigger input pin
74 to 76	MD_0 to MD_2	ı	G	Mode setting pins
77	MONCLK	0	М	Clock monitor pin
78	MD_3	ı	Н	Mode setting pins
79	X1	_	J1	Clock (oscillation) output
80	X0	_	J1	Clock (oscillation) input
82	X0A	_	J2	Sub clock (oscillation) input
83	X1A	_	J2	Sub clock (oscillation) output
84	INITX	I	Н	External reset input pin
85	NMIX	I	Н	Non-maskable interrupt input pin
00	P19_0	1/0		General-purpose input/output ports
92	SIN4	- I/O	A	Data input pin of USART4
00	P19_1	1/0	Α.	General-purpose input/output ports
93	SOT4	1/0	A	Data output pin of USART4
	P19_2			General-purpose input/output ports
94	SCK4	1/0	Α	Clock input/output pin of USART4
j	CK4			External clock input pin of free-run timer 4



Туре	Circuit	Remarks
М	tri-state control	CMOS level tri-state output (I _{OL} = 5mA, I _{OH} = -5mA)
N	analog input line	Analog input pin with protection



8. CPU and Control Unit

The FR family CPU is a high performance core that is designed based on the RISC architecture with advanced instructions for embedded applications.

8.1 Features

■ Adoption of RISC architecture Basic instruction: 1 instruction per cycle

■ General-purpose registers: 32-bit × 16 registers

■ 4 Gbytes linear memory space

■ Multiplier installed

32-bit × 32-bit multiplication: 5 cycles 16-bit × 16-bit multiplication: 3 cycles

■ Enhanced interrupt processing function Quick response speed (6 cycles) Multiple-interrupt support Level mask function (16 levels)

■ Enhanced instructions for I/O operation Memory-to-memory transfer instruction Bit processing instruction Basic instruction word length: 16 bits

■ Low-power consumption Sleep mode/stop mode

8.2 Internal Architecture


- The FR family CPU uses the Harvard architecture in which the instruction bus and data bus are independent of each other.
- A 32-bit ↔ 16-bit buffer is connected to the 32-bit bus (D-bus) to provide an interface between the CPU and peripheral resources.
- A Harvard ↔ Princeton bus converter is connected to both the I-bus and D-bus to provide an interface between the CPU and the bus controller.

Document Number: 002-04608 Rev. *A Page 34 of 126



8.4 Registers

8.4.1 General-Purpose Register



Registers R0 to R15 are general-purpose registers. These registers can be used as accumulators for computation operations and as pointers for memory access.

Of the 16 registers, enhanced commands are provided for the following registers to enable their use for particular applications.

R13: Virtual accumulator


R14 : Frame pointer R15 : Stack pointer

Initial values at reset are undefined for R0 to R14. The value for R15 is 00000000_H (SSP value).

8.4.2 PS (Program Status)

This register holds the program status, and is divided into three parts, ILM, SCR, and CCR.

All undefined bits (-) in the diagram are reserved bits. The read values are always "0". Write access to these bits is invalid.





9.3.1.2 Flash Memory Map MB91F466BA

Addr									
0014:FFFFh 0014:C000h		SA6	(8KB)			SA7	(8KB)		
0014:BFFFh 0014:8000h		SA4	(8KB)			SA5	(8KB)		ROMS7
0014:7FFFh 0014:4000h		SA2	(8KB)		SA3 (8KB)				
0014:3FFFh 0014:0000h	SA0 (8KB)				SA1 (8KB)				
0013:FFFFh 0012:0000h	SA22 (64KB)					SA23	(64KB)		ROMS6
0011:FFFFh 0010:0000h	SA20 (64KB)					SA21 (64KB)			KOW56
000F:FFFFh 000E:0000h	SA18 (64KB)				SA19 (64KB)			ROMS5	
000D:FFFFh 000C:0000h	SA16 (64KB)				SA17 (64KB)				ROMS4
000B:FFFFh 000A:0000h		SA14	(64KB)		SA15 (64KB)			ROMS3	
0009:FFFFh 0008:0000h		SA12	(64KB)		SA13 (64KB)				ROMS2
0007:FFFFh 0006:0000h		SA10	(64KB)		SA11 (64KB)			ROMS1	
0005:FFFFh 0004:0000h	SA8 (64KB)				SA9 (64KB)				ROMS0
'	addr+0 addr+1 addr+2 addr+3				addr+4	addr+5	addr+6	addr+7	
16bit read/write	dat[31:16] dat[15:0]				dat[3	1:16]	dat[15:0]	
32bit read	dat[31:0] dat[31:0]								
64bit read				dat[63:0]				
Legend	М	lemory not avai	lable in this are	a		Memory availa	ble in this area		



9.3.3.3 Address Mapping MB91F465BB

CPU Address (addr)	Condition	Flash sectors	FA (Flash address) Calculation
14:8000h to 14:FFFFh	addr[2]==0	SA4, SA6 (8 Kbyte)	FA := addr - addr%00:4000h + (addr%00:4000h)/2 - (addr/2)%4 + addr%4 - 0D:0000h
14:8000h to 14:FFFFh	addr[2]==1	SA5, SA7 (8 Kbyte)	FA := addr - addr%00:4000h + (addr%00:4000h)/2 + 00:2000h - (addr/2)%4 + addr%4 - 0D:0000h
08:0000h to 0F:FFFFh	addr[2]==0	SA12, SA14, SA16, SA18 (64 Kbyte)	FA := addr - addr%02:0000 + (addr%02:0000h)/2 - (addr/2)%4 + addr%4
08:0000h to 0F:FFFFh	addr[2]==1	SA13, SA15, SA17, SA19 (64 Kbyte)	FA := addr - addr%02:0000h + (addr%02:0000h)/2 + 01:0000h - (addr/2)%4 + addr%4

Note: FA result is without 20:0000h offset for parallel Flash programming . Set offset by keeping FA[21] = 1 as described in section "Parallel Flash programming mode".

9.3.3.4 Address Mapping MB91F464BB

CPU Address (addr)	Condition	Flash sectors	FA (Flash address) Calculation
14:8000h to 14:FFFFh	addr[2]==0	SA4, SA6 (8 Kbyte)	FA := addr - addr%00:4000h + (addr%00:4000h)/2 - (addr/2)%4 + addr%4 - 0D:0000h
14:8000h to 14:FFFFh	addr[2]==1	SA5, SA7 (8 Kbyte)	FA := addr - addr%00:4000h + (addr%00:4000h)/2 + 00:2000h - (addr/2)%4 + addr%4 - 0D:0000h
0A:0000h to 0F:FFFFh	addr[2]==0	SA14, SA16, SA18 (64 Kbyte)	FA := addr - addr%02:0000 + (addr%02:0000h)/2 - (addr/2)%4 + addr%4
0A:0000h to 0F:FFFFh	addr[2]==1	SA15, SA17, SA19 (64 Kbyte)	FA := addr - addr%02:0000h + (addr%02:0000h)/2 + 01:0000h - (addr/2)%4 + addr%4

Note: FA result is without 20:0000h offset for parallel Flash programming . Set offset by keeping FA[21] = 1 as described in section "Parallel Flash programming mode".

Document Number: 002-04608 Rev. *A Page 46 of 126



9.4.2 Pin Connections in Parallel Programming Mode

Resetting after setting the MD[2:0] pins to [111] will halt CPU functioning. At this time, the Flash memory's interface circuit enables direct control of the Flash memory unit from external pins by directly linking some of the signals to GP-Ports. Please see table below for signal mapping.

In this mode, the Flash memory appears to the external pins as a stand-alone unit. This mode is generally set when writing/erasing using the parallel Flash programmer. In this mode, all operations of the 8.5 Mbits Flash memory's Auto Algorithms are available.

Table 1. Correspondence between MBM29LV400TC and Flash Memory Control Signals

MBM29LV400TCE xternal pins	FR-CPU mode	MB91F4	67BA/466BA/F465BB/F External Pins	464BB	Comment
		Flash memory mode	Normal function	Pin number	
-	INITX	-	INITX	84	
RESET	-	FRSTX	GP16_6	70	
-	-	MD2	MD2	76	Set to '1'
-	-	MD1	MD1	75	Set to '1'
-	-	MD0	MD0	74	Set to '1'
RY/BY	FMCS:RDY bit	RY/BYX	GP18_2	100	
BYTE	Internally fixed to 'H'	BYTEX	GP16_4	68	
WE		WEX	GP16_7	71	
OE		OEX	GP07_7	3	
CE		CEX	GP07_6	2	
-	Internal control signal + control via interface circuit	ATDIN	GP18_6	103	Set to '0'
-	Control via interface on out	EQIN	GP18_5	102	Set to '0'
-		TESTX	GP16_5	69	Set to '1'
-		RDYI	GP18_4	101	Set to '0'
A-1		FA0	GP05_5	17	Set to '0'
A0 to A3		FA1 to FA4	GP19_0 to GP19_2, GP19_4	92 to 95	
A4 to A7		FA5 to FA8	GP19_5 to GP19_6, GP18_0 to GP18_1	96 to 99	
A8 to A11	Internal address bus	FA9 to FA12	GP06_0 to GP06_3	4 to 7	
A12 to A15		FA13 to FA16	GP06_4 to GP06_7	8 to 11	
A16 to A18		FA17 to FA19	GP05_0 to GP05_2	12 to 14	
A19		FA20	GP05_3	15	See note [1]
-		FA21	GP05_4	16	See note [2]
DQ0 to DQ7	lateman deta bus	DQ0 to DQ7	GP00_0 to GP00_7	28 to 35	
DQ8 to DQ15	Internal data bus	DQ8 to DQ15	GP01_0 to GP01_7	20 to 27	


^{1.} A19 is used as address bit on MB91F467BA/F466BA. For MB91F465BB/F464BB, set this pin to '1'.

^{2.} For MB91F467BA/F466BA, set this pin to '1'. For MB91F465BB/F464BB, this pin can be left open.



12. I/O Map

12.1 MB91F467BA/466BA, MB91F465BB/464BB



Note: Initial values of register bits are represented as follows:

- " 1 ": Initial value " 1 "
- " 0 ": Initial value " 0 "
- " X ": Initial value " undefined "
- " ": No physical register at this location

Access is barred with an undefined data access attribute.



Address		Block					
	+0	+1	+2	+3			
000D00 _H	PDRD00 [R] XXXXXXXX	PDRD01 [R] XXXXXXXX	Res	erved			
000D04 _H	Reserved	PDRD05 [R] XXXXXX	PDRD06 [R] XXXXXXXX	PDRD07 [R] XXXXXXXX			
000D08 _H	PDRD08 [R] X XX	PDRD09 [R] XX	PDRD10 [R] X	Reserved			
000D0C _H	Rese	erved	PDRD14 [R] XXXXXXXX	PDRD15 [R] XXXXXXXX	R-bus Port Data		
000D10 _H	PDRD16 [R] XXXXXXXX	PDRD17 [R] XXXXXXXX	PDRD18 [R] - XXX - XXX	PDRD19 [R] - XXX - XXX	Direct Read Register		
000D14 _H	PDRD20 [R] - XXX - XXX	PDRD21 [R] X	PDRD22 [R] XXXXXXXX	PDRD23 [R] XXXXXXXX			
000D18 _H	PDRD24 [R] XXXXXXXX	Reserved	PDRD26 [R] XXXXXXXX	PDRD27 [R] XXXXXXXX			
000D1C _H	PDRD28 [R] XXXXXXXX	PDRD29 [R] XXXXXXXX	Res				
000D20 _H to 000D3C _H		Rese	erved				
000D40 _H	DDR00 [R/W] 00000000	DDR01 [R/W] 00000000	Res	erved			
000D44 _H	Reserved	DDR05 [R/W] 000000	DDR06 [R/W] 00000000	DDR07 [R/W] 00000000			
000D48 _H	DDR08 [R/W] 0 00	DDR09 [R/W] 00	DDR10 [R/W]	Reserved			
000D4C _H	Rese	erved	DDR14 [R/W] 00000000	DDR15 [R/W] 00000000	R-bus Port Direction		
000D50 _H	DDR16 [R/W] 00000000	DDR17 [R/W] 00000000	DDR18 [R/W] - 000 - 000	DDR19 [R/W] - 000 - 000	Register		
000D54 _H	DDR20 [R/W] - 000 - 000	DDR21 [R/W]	DDR22 [R/W] 00000000	DDR23 [R/W] 00000000			
000D58 _H	DDR24 [R/W] 00000000	Reserved	DDR26 [R/W] 00000000	DDR27 [R/W] 00000000			
000D5C _H	DDR28 [R/W] 00000000	DDR29 [R/W] 00000000	Res				
000D60 _H to 000D7C _H		Reserved					



Address			Block				
	+0	+1	+2	+3			
000E40 _H	PILR00 [R/W] 00000000	PILR01 [R/W] 00000000	Rese	Reserved			
000E44 _H	Reserved	PILR05 [R/W] 000000	PILR06 [R/W] 00000000	PILR07 [R/W] 00000000			
000E48 _H	PILR08 [R/W] 0 0 0	PILR09 [R/W] 00	PILR10 [R/W]	Reserved			
000E4C _H	Rese	ved	PILR14 [R/W] 00000000	PILR15 [R/W] 00000000	R-bus Port Input Level		
000E50 _H	PILR16 [R/W] 00000000	PILR17 [R/W] 00000000	PILR18 [R/W] 000	PILR19 [R/W] - 000 - 000	Select Register		
000E54 _H	PILR20 [R/W] - 000 - 000	PILR21 [R/W] 00	PILR22 [R/W] 00000000	PILR23 [R/W] 00000000			
000E58 _H	PILR24 [R/W] 00000000	Reserved	PILR26 [R/W] 00000000	PILR27 [R/W] 00000000			
000E5C _H	PILR28 [R/W] 00000000	PILR29 [R/W] 00000000	Rese				
000E60 _H to 000E7C _H		Rese	erved		Reserved		
000E80 _H	EPILR00 [R/W] 00000000	EPILR01 [R/W] 00000000	Rese	erved			
000E84 _H	Reserved	EPILR05 [R/W] 000000	EPILR06 [R/W] 00000000	EPILR07 [R/W] 00000000			
000E88 _H	EPILR08 [R/W] 0 0 0	EPILR09 [R/W] 00	EPILR10 [R/W] 0	Reserved			
000E8C _H	Rese	ved	EPILR14 [R/W] 00000000	EPILR15 [R/W] 00000000	R-bus Port Extra Input		
000E90 _H	EPILR16 [R/W] 00000000	EPILR17 [R/W] 00000000	EPILR18 [R/W] 000	EPILR19 [R/W] - 000 - 000	Level Select Register		
000E94 _H	EPILR20 [R/W] - 000 - 000	EPILR21 [R/W]	EPILR22 [R/W] 00000000	EPILR23 [R/W] 00000000			
000E98 _H	EPILR24 [R/W] 00000000	Reserved	EPILR26 [R/W] 00000000	EPILR27 [R/W] 00000000			
000E9C _H	EPILR28 [R/W] 00000000	EPILR29 [R/W] 00000000	Rese				
000EA0 _H to 000EBC _H		Reserved					



13. Interrupt Vector Table

	Interrupt number		Interrupt level [1]		Interrupt vector [2]		DMA
Interrupt	Decimal	Hexa- decimal	Setting Register	Register address	Offset Default vector address		Resource number
Reset	0	00	_	_	3FC _H	000FFFFC _H	_
Mode vector	1	01	_	_	3F8 _H	000FFFF8 _H	_
System reserved	2	02	_	_	3F4 _H	000FFFF4 _H	_
System reserved	3	03	_	_	3F0 _H	000FFFF0 _H	_
System reserved	4	04	_	_	3EC _H	000FFFEC _H	_
CPU supervisor mode (INT #5 instruction) ^[5]	5	05	_	_	3E8 _H	000FFFE8 _H	_
Memory Protection exception [5]	6	06	_	_	3E4 _H	000FFFE4 _H	_
System reserved	7	07		_	3E0 _H	000FFFE0 _H	
System reserved	8	08	_	_	3DC _H	000FFFDC _H	_
System reserved	9	09	_	_	3D8 _H	000FFFD8 _H	_
System reserved	10	0A	_	_	3D4 _H	000FFFD4 _H	_
System reserved	11	0B	_	_	3D0 _H	000FFFD0 _H	_
System reserved	12	0C	_	_	3CC _H	000FFFCC _H	_
System reserved	13	0D	_	_	3C8 _H	000FFFC8 _H	-
Undefined instruction exception	14	0E	_	_	3C4 _H	000FFFC4 _H	_
NMI request	15	0F	F _H f	ixed	3C0 _H	000FFFC0 _H	_
External Interrupt 0	16	10	ICDOO	440 _H	3BC _H	000FFFBC _H	0, 16
External Interrupt 1	17	11	ICR00		3B8 _H	000FFFB8 _H	1, 17
External Interrupt 2	18	12	ICR01	441 _H	3B4 _H	000FFFB4 _H	2, 18
External Interrupt 3	19	13	ICRUI		3B0 _H	000FFFB0 _H	3, 19
External Interrupt 4	20	14	ICD02	442 _H	3AC _H	000FFFAC _H	20
External Interrupt 5	21	15	ICR02		3A8 _H	000FFFA8 _H	21
External Interrupt 6	22	16	ICR03	440	3A4 _H	000FFFA4 _H	22
External Interrupt 7	23	17	ICR03	443 _H	3A0 _H	000FFFA0 _H	23
External Interrupt 8	24	18	ICD04	444	39C _H	000FFF9C _H	_
External Interrupt 9	25	19	ICR04	444 _H	398 _H	000FFF98 _H	_
External Interrupt 10	26	1A	ICDOE	445	394 _H	000FFF94 _H	_
External Interrupt 11	27	1B	ICR05	445 _H	390 _H	000FFF90 _H	_
External Interrupt 12	28	1C	ICDOS	446	38C _H	000FFF8C _H	_
External Interrupt 13	29	1D	ICR06	446 _H	388 _H	000FFF88 _H	
External Interrupt 14	30	1E	ICD07	447	384 _H	000FFF84 _H	
External Interrupt 15	31	1F	ICR07	447 _H	380 _H	000FFF80 _H	_
Reload Timer 0	32	20	ICDOO	440	37C _H	000FFF7C _H	4, 32
Reload Timer 1	33	21	ICR08	448 _H	378 _H	000FFF78 _H	5, 33
Reload Timer 2	34	22	ICDOO	440	374 _H	000FFF74 _H	34
Reload Timer 3	35	23	ICR09	449 _H	370 _H	000FFF70 _H	35



	Interrupt	Interrupt number		Interrupt level [1]		Interrupt vector [2]	
Interrupt	Decimal	Hexa- decimal	Setting Register	Register address	Offset	Default vector address	Resource number
I ² C 0	74	4A	ICDOO	450	2D4 _H	000FFED4 _H	_
I ² C 1	75	4B	ICR29	45D _H	2D0 _H	000FFED0 _H	
Reserved	76	4C	ICD20	45E _H	2CC _H	000FFECC _H	64
Reserved	77	4D	ICR30		2C8 _H	000FFEC8 _H	65
Reserved	78	4E	ICD24	45F _H	2C4 _H	000FFEC4 _H	66
Reserved	79	4F	ICR31		2C0 _H	000FFEC0 _H	67
Reserved	80	50	10000	400	2BC _H	000FFEBC _H	68
Reserved	81	51	ICR32	460 _H	2B8 _H	000FFEB8 _H	69
Reserved	82	52	10000	101	2B4 _H	000FFEB4 _H	70
Reserved	83	53	ICR33	461 _H	2B0 _H	000FFEB0 _H	71
Reserved	84	54	10004	400	2AC _H	000FFEAC _H	72
Reserved	85	55	ICR34	462 _H	2A8 _H	000FFEA8 _H	73
Reserved	86	56	10005	400	2A4 _H	000FFEA4 _H	74
Reserved	87	57	ICR35	463 _H	2A0 _H	000FFEA0 _H	75
Reserved	88	58	10000	404	29C _H	000FFE9C _H	76
Reserved	89	59	ICR36	464 _H	298 _H	000FFE98 _H	77
Reserved	90	5A	1000-	465 _H	294 _H	000FFE94 _H	78
Reserved	91	5B	ICR37		290 _H	000FFE90 _H	79
Input Capture 0	92	5C	10000	400	28C _H	000FFE8C _H	80
Input Capture 1	93	5D	ICR38	466 _H	288 _H	000FFE88 _H	81
Input Capture 2	94	5E	10000	467 _H	284 _H	000FFE84 _H	82
Input Capture 3	95	5F	ICR39		280 _H	000FFE80 _H	83
Input Capture 4	96	60	100.40	468 _H	27C _H	000FFE7C _H	84
Input Capture 5	97	61	ICR40		278 _H	000FFE78 _H	85
Input Capture 6	98	62	100.44		274 _H	000FFE74 _H	86
Input Capture 7	99	63	ICR41	469 _H	270 _H	000FFE70 _H	87
Output Compare 0	100	64	100.40	40.4	26C _H	000FFE6C _H	88
Output Compare 1	101	65	ICR42	46A _H	268 _H	000FFE68 _H	89
Output Compare 2	102	66	100.40	400	264 _H	000FFE64 _H	90
Output Compare 3	103	67	ICR43	46B _H	260 _H	000FFE60 _H	91
Output Compare 4	104	68	100.44	400	25C _H	000FFE5C _H	92
Output Compare 5	105	69	ICR44	46C _H	258 _H	000FFE58 _H	93
Output Compare 6	106	6A	100.15		254 _H	000FFE54 _H	94
Output Compare 7	107	6B	ICR45	46D _H	250 _H	000FFE50 _H	95
Sound Generator	108	6C	100.40	405	24C _H	000FFE4C _H	_
Reserved	109	6D	ICR46	46E _H	248 _H	000FFE48 _H	_
System Reserved	110	6E	100 := 131	=	244 _H	000FFE44 _H	_
System Reserved	111	6F	ICR47 ^[3]	46F _H	240 _H	000FFE40 _H	_
PPG 0	112	70	105 12	470	23C _H	000FFE3C _H	15, 96
PPG 1	113	71	ICR48	470 _H	238 _H	000FFE38 _H	97



14. Recommended Settings

14.1 PLL and Clock Gear Settings

Please note that for MB91F467BA/466BA and MB91F465BB/464BB the core base clock frequencies are valid in the 1.8V operation mode of the Main regulator and Flash.

Table 7. Recommended PLL divider and clock gear settings

PLL Input (CLK) [MHz]		Parameter		Parameter	PLL Output (X) [MHz]	Core Base Clock [MHz]	Remarks
[WITIZ]	DIVM	DIVN	DIVG	MULG	MULG		
4	2	25	16	24	200	100	Not on MB91F467BA/46 6BA
4	2	24	16	24	192	96	
4	2	23	16	24	184	92	
4	2	22	16	24	176	88	
4	2	21	16	20	168	84	
4	2	20	16	20	160	80	
4	2	19	16	20	152	76	
4	2	18	16	20	144	72	
4	2	17	16	16	136	68	
4	2	16	16	16	128	64	
4	2	15	16	16	120	60	
4	2	14	16	16	112	56	
4	2	13	16	12	104	52	
4	2	12	16	12	96	48	
4	2	11	16	12	88	44	
4	4	10	16	24	160	40	
4	4	9	16	24	144	36	
4	4	8	16	24	128	32	
4	4	7	16	24	112	28	
4	6	6	16	24	144	24	
4	8	5	16	28	160	20	
4	10	4	16	32	160	16	
4	12	3	16	32	144	12	



Modulation Degree (k)	Random No (N)	CMPR [hex]	Basecik [MHz]	Fmin [MHz]	Fmax [MHz]
5	3	0A6B	64	47.6	97.6 Not on MB91F467BA/466BA
1	3	026F	60	54.9	66.1
1	5	02AE	60	51.9	71
1	7	02ED	60	49.3	76.7
1	9	032C	60	46.9	83.3
1	11	036B	60	44.7	91.3
2	3	046E	60	51.9	71
2	5	04AC	60	46.9	83.3
3	3	066D	60	49.3	76.7
4	3	086C	60	46.9	83.3
5	3	0A6B	60	44.7	91.3
1	3	026F	56	51.4	61.6
1	5	02AE	56	48.6	66.1
1	7	02ED	56	46.1	71.4
1	9	032C	56	43.8	77.6
1	11	036B	56	41.8	84.9
1	13	03AA	56	39.9	93.8
2	3	046E	56	48.6	66.1
2	5	04AC	56	43.8	77.6
2	7	04EA	56	39.9	93.8
3	3	066D	56	46.1	71.4
3	5	06AA	56	39.9	93.8
4	3	086C	56	43.8	77.6
5	3	0A6B	56	41.8	84.9
6	3	0C6A	56	39.9	93.8
1	3	026F	52	47.8	57
1	5	02AE	52	45.2	61.2
1	7	02ED	52	42.9	66.1
1	9	032C	52	40.8	71.8
1	11	036B	52	38.8	78.6
1	13	03AA	52	37.1	86.8
1	15	03E9	52	35.5	96.9 Not on MB91F467BA/466BA
2	3	046E	52	45.2	61.2
2	5	04AC	52	40.8	71.8
2	7	04EA	52	37.1	86.8
3	3	066D	52	42.9	66.1
3	5	06AA	52	37.1	86.8
4	3	086C	52	40.8	71.8
	1		I	1	Ī



15.7.7 External Bus AC Timings at $V_{DD}35 = 3.0$ to 5.5 V

Note: This chapter is applicable to MB91F467BA/F466BA

■ Conditions during AC measurements

All AC tests were measured under the following conditions:

 \Box -IO_{drive} = 5 mA

 \Box -V $_{DD}35=4.5$ V to 5.5 V, $I_{load}=3$ mA

 $\Box -V_{SS} = 0 \ V$

 \Box -Ta = -40 °C to + 125 °C

 \Box -C_I = 50 pF

 \Box -VOL = 0.5 × V_{DD}35

 \Box -VOH = 0.5 × V_{DD} 35

□ -EPILR = 0, PILR = 1 (Automotive Level = worst case)

15.7.7.1 Basic Timing

(V_DD35 = 3.0 V to 5.5 V, Vss5 = AVss5 = 0 V, $T_A = -40~^{\circ}C$ to ~+ 125 $^{\circ}C)$

Parameter	Symbol	Pin name	Va	Unit		
raiametei	Symbol	Fili lialile	Min	Max	Oilit	
SYSCLK	t _{CLCH}	SYSCLK	1/2 x t _{CLKT} - 1	1/2 × t _{CLKT} + 9	ns	
STOCEN	t _{CHCL}	STOCER	1/2 × t _{CLKT} - 9	1/2 × t _{CLKT} + 1	ns	
SYSCLK ↓ to CSXn_delay time	t _{CLCSL}		-	8	ns	
313CER ; to C3XII delay time	t _{CLCSH}	SYSCLK CSXn	-	12	ns	
	t _{CHCSL}		- 6	+ 1	ns	
SYSCLK ↓ to Address valid delay time	t _{CLAV}	SYSCLK A21 to A0	-	13	ns	

Note: t_{CLKT} is the cycle time of the external bus clock.



18. Revision History

Spansion Publication Number: DS07-16609-1E

Version	Date	Remark			
2.0	2008-06-19	Initial version			
2.1	2008-08-15	Proof reading results from FJ incorporated; Corrected pinout drawings; IO CIRCUIT TYPES: corrected some typos like on the other datasheets; HANDLING DEVICES: updated the section "Notes on PS register" for better understanding; Interrupt Vector Table: corrected the footnotes FLASH: added note about the operation mode switching capability in Boot ROM; corrected flash security vector FSV2 assignments, corrected section about parallel programming, corrected section pin connections in parallel programming mode so that there is only one page added section "Poweron Sequence in parallel programming mode"; ELECTRICAL CHARACTERISTICS: removed the note that analog input/output pins cannot accept +B signal input; splitted I _{LV} into external and internal LV detection current ADC Characteristics: Corrected the items about nonlinearity error; Corrected the company name			
3.0	2009-01-09	Page 1: Corrected document name field in top header Block Diagram: Removed SCK0 (LIN-USART0 is asynchronous only) Added Ta=125C characteristics			

19. Main Changes in this Edition

Page	Section	Change Results
104	15. Electrical Characteristics 15.4. A/D converter characteristics	Corrected the column "Value" and "Unit" of the parameter "Zero reading voltage" and "Full scale reading voltage". (Value :

NOTE: Please see "Document History" for later revised information.

Document Number: 002-04608 Rev. *A Page 124 of 126



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

ARM and Cortex are the trademarks of ARM Limited in the EU and other countries

© Cypress Semiconductor Corporation 2009-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.