



Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	FR60 RISC
Core Size	32-Bit Single-Core
Speed	96MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	108
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	48K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 32x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f467bapmc-gse2-w018



2.2 MB91F467BA/466BA with MD_3=0



(TOP VIEW)




Pin no.	Pin name	I/O	I/O circuit type ^[1]	Function
64	P16_0	I/O	A	General-purpose input/output port
	PPG8			Output pins of PPG timer
65	P16_1	I/O	A	General-purpose input/output port
	PPG9			Output pins of PPG timer
66	P16_2	I/O	A	General-purpose input/output port
	PPG10			Output pins of PPG timer
67	P16_3	I/O	A	General-purpose input/output port
	PPG11			Output pins of PPG timer
68	P16_4	I/O	A	General-purpose input/output port
	PPG12			Output pins of PPG timer
	SGA			SGA output pin of sound generator
69	P16_5	I/O	A	General-purpose input/output port
	PPG13			Output pins of PPG timer
	SG0			SG0 output pin of sound generator
70	P16_6	I/O	A	General-purpose input/output port
	PPG14			Output pins of PPG timer
71	P16_7	I/O	A	General-purpose input/output port
	PPG15			Output pins of PPG timer
	ATGX			A/D converter external trigger input pin
74 to 76	MD_0 to MD_2	I	G	Mode setting pins
77	MONCLK	O	M	Clock monitor pin
78	MD_3	I	H	Mode setting pin
79	X1	—	J1	Clock (oscillation) output
80	X0	—	J1	Clock (oscillation) input
82	X0A	—	J2	Sub clock (oscillation) input
83	X1A	—	J2	Sub clock (oscillation) output
84	INITX	I	H	External reset input pin
85	NMIX	I	H	Non-maskable interrupt input pin
92	P19_0	I/O	A	General-purpose input/output port
	SIN4			Data input pin of USART4
93	P19_1	I/O	A	General-purpose input/output port
	SOT4			Data output pin of USART4
94	P19_2	I/O	A	General-purpose input/output port
	SCK4			Clock input/output pin of USART4
	CK4			External clock input pin of free-run timer 4
95	P19_4	I/O	A	General-purpose input/output port
	SIN5			Data input pin of USART5
96	P19_5	I/O	A	General-purpose input/output port
	SOT5			Data output pin of USART5

4. I/O Circuit Types

Type	Circuit	Remarks
A		<p>CMOS level output (programmable $I_{OL} = 5\text{mA}$, $I_{OH} = -5\text{mA}$ and $I_{OL} = 2\text{mA}$, $I_{OH} = -2\text{mA}$)</p> <p>2 different CMOS hysteresis inputs with input shutdown function</p> <p>Automotive input with input shutdown function</p> <p>TTL input with input shutdown function</p> <p>Programmable pull-up resistor: 50kΩ approx.</p>
B		<p>CMOS level output (programmable $I_{OL} = 5\text{mA}$, $I_{OH} = -5\text{mA}$ and $I_{OL} = 2\text{mA}$, $I_{OH} = -2\text{mA}$)</p> <p>2 different CMOS hysteresis inputs with input shutdown function</p> <p>Automotive input with input shutdown function</p> <p>TTL input with input shutdown function</p> <p>Programmable pull-up resistor: 50kΩ approx.</p> <p>Analog input</p>

Type	Circuit	Remarks
K	 <p>pull-up control</p> <p>driver strength control</p> <p>data line</p> <p>pull- down control</p> <p>R</p> <p>CMOS hysteresis type1</p> <p>CMOS hysteresis type2</p> <p>Automotive inputs</p> <p>TTL input</p> <p>standby control for input shutdown</p> <p>LCD SEG/COM</p>	<p>CMOS level output (programmable $I_{OL} = 5mA$, $I_{OH} = -5mA$ and $I_{OL} = 2mA$, $I_{OH} = -2mA$)</p> <p>2 different CMOS hysteresis inputs with input shutdown function</p> <p>Automotive input with input shutdown function</p> <p>TTL input with input shutdown function</p> <p>Programmable pull-up resistor: 50kΩ approx.</p> <p>LCD SEG/COM output</p>
L	 <p>pull-up control</p> <p>driver strength control</p> <p>data line</p> <p>pull- down control</p> <p>R</p> <p>CMOS hysteresis type1</p> <p>CMOS hysteresis type2</p> <p>Automotive inputs</p> <p>TTL input</p> <p>standby control for input shutdown</p> <p>VLCD</p>	<p>CMOS level output (programmable $I_{OL} = 5mA$, $I_{OH} = -5mA$ and $I_{OL} = 2mA$, $I_{OH} = -2mA$)</p> <p>2 different CMOS hysteresis inputs with input shutdown function</p> <p>Automotive input with input shutdown function)</p> <p>TTL input with input shutdown function</p> <p>Programmable pull-up resistor: 50kΩ approx.</p> <p>Analog input</p> <p>LCD Voltage input</p>

7.2 MB91F467BA/466BA with MD_3=0



Address	Register				Block
	+0	+1	+2	+3	
000158 _H	PTMR09 [R] 11111111 11111111		PCSR09 [W] XXXXXXXX XXXXXXXX		PPG 9
00015C _H	PDUT09 [W] XXXXXXXX XXXXXXXX		PCNH09 [R/W] 0000000 -	PCNL09 [R/W] 000000 - 0	
000160 _H	PTMR10 [R] 11111111 11111111		PCSR10 [W] XXXXXXXX XXXXXXXX		PPG 10
000164 _H	PDUT10 [W] XXXXXXXX XXXXXXXX		PCNH10 [R/W] 0000000 -	PCNL10 [R/W] 000000 - 0	
000168 _H	PTMR11 [R] 11111111 11111111		PCSR11 [W] XXXXXXXX XXXXXXXX		PPG 11
00016C _H	PDUT11 [W] XXXXXXXX XXXXXXXX		PCNH11 [R/W] 0000000 -	PCNL11 [R/W] 000000 - 0	
000170 _H to 00017C _H	Reserved				Reserved
000180 _H	Reserved	ICS01 [R/W] 00000000	Reserved	ICS23 [R/W] 00000000	Input Capture 0 to 3
000184 _H	IPCP0 [R] XXXXXXXX XXXXXXXX		IPCP1 [R] XXXXXXXX XXXXXXXX		
000188 _H	IPCP2 [R] XXXXXXXX XXXXXXXX		IPCP3 [R] XXXXXXXX XXXXXXXX		
00018C _H	OCS01 [R/W] --- 0 -- 00 0000 -- 00		OCS23 [R/W] --- 0 -- 00 0000 -- 00		Output Compare 0 to 3
000190 _H	OCCP0 [R/W] XXXXXXXX XXXXXXXX		OCCP1 [R/W] XXXXXXXX XXXXXXXX		
000194 _H	OCCP2 [R/W] XXXXXXXX XXXXXXXX		OCCP3 [R/W] XXXXXXXX XXXXXXXX		
000198 _H	SGCRH [R/W] 0000 -- 00	SGCRL [R/W] -- 0 -- 000	SGFR [R/W, R] XXXXXXXX XXXXXXXX		Sound Generator
00019C _H	SGAR [R/W] 00000000	Reserved	SGTR [R/W] XXXXXXXX	SGDR [R/W] XXXXXXXX	
0001A0 _H	ADERH [R/W] 00000000 00000000		ADERL [R/W] 00000000 00000000		A/D Converter
0001A4	ADCS1 [R/W] 00000000	ADCS0 [R/W] 00000000	ADCR1 [R] 000000XX	ADCR0 [R] XXXXXXXX	
0001A8 _H	ADCT1 [R/W] 00010000	ADCT0 [R/W] 00101100	ADSCH [R/W] --- 00000	ADECH [R/W] --- 00000	
0001AC _H	Reserved	ACSR0 [R/W] -11XXX00	Reserved	Reserved	Alarm Comparator 0 to 1
0001B0 _H	TMRLR0 [W] XXXXXXXX XXXXXXXX		TMR0 [R] XXXXXXXX XXXXXXXX		Reload Timer 0 (PPG 0, PPG 1)
0001B4 _H	Reserved		TMCSRH0 [R/W] --- 00000	TMCSRL0 [R/W] 0 - 000000	
0001B8 _H	TMRLR1 [W] XXXXXXXX XXXXXXXX		TMR1 [R] XXXXXXXX XXXXXXXX		Reload Timer 1 (PPG 2, PPG 3)
0001BC _H	Reserved		TMCSRH1 [R/W] --- 00000	TMCSRL1 [R/W] 0 - 000000	

Address	Register				Block
	+0	+1	+2	+3	
000200 _H	DMACA0 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				DMAC
000204 _H	DMACB0 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000208 _H	DMACA1 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
00020C _H	DMACB1 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000210 _H	DMACA2 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
000214 _H	DMACB2 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000218 _H	DMACA3 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
00021C _H	DMACB3 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000220 _H	DMACA4 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				DMAC
000224 _H	DMACB4 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000228 _H to 00023C _H	Reserved				
000240 _H	DMACR [R/W] 00 - - 0000	Reserved			
000244 _H to 0002CC _H	Reserved				Reserved
0002D0 _H	Reserved	ICS045 [R/W] 00000000	Reserved	ICS67 [R/W] 00000000	Input Capture 4 to 7
0002D4 _H	IPCP4 [R] XXXXXXXX XXXXXXXX		IPCP5 [R] XXXXXXXX XXXXXXXX		
0002D8 _H	IPCP6 [R] XXXXXXXX XXXXXXXX		IPCP7 [R] XXXXXXXX XXXXXXXX		
0002DC _H	OCS45 [R/W] - - - 0 - - 00 0000 - - 00		OCS67 [R/W] - - - 0 - - 00 0000 - - 00		Output Compare 4 to 7
0002E0 _H	OCCP4 [R/W] XXXXXXXX XXXXXXXX		OCCP5 [R/W] XXXXXXXX XXXXXXXX		
0002E4 _H	OCCP6 [R/W] XXXXXXXX XXXXXXXX		OCCP7 [R/W] XXXXXXXX XXXXXXXX		
0002E8 _H to 0002EC _H	Reserved				Reserved
0002F0 _H	TCDT4 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS4 [R/W] 00000000	Free Running Timer 4 (ICU 4, ICU 5)
0002F4 _H	TCDT5 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS5 [R/W] 00000000	Free Running Timer 5 (ICU 6, ICU 7)
0002F8 _H	TCDT6 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS6 [R/W] 00000000	Free Running Timer 6 (OCU 4, OCU 5)
0002FC _H	TCDT7 [R/W] XXXXXXXX XXXXXXXX		Reserved	TCCS7 [R/W] 00000000	Free Running Timer 7 (OCU 6, OCU 7)

Address	Register				Block
	+0	+1	+2	+3	
000D00 _H	PDRD00 [R] XXXXXXXX	PDRD01 [R] XXXXXXXX	Reserved		R-bus Port Data Direct Read Register
000D04 _H	Reserved	PDRD05 [R] -- XXXXXX	PDRD06 [R] XXXXXXXX	PDRD07 [R] XXXXXXXX	
000D08 _H	PDRD08 [R] X--X--X	PDRD09 [R] -----XX	PDRD10 [R] -----X	Reserved	
000D0C _H	Reserved		PDRD14 [R] XXXXXXXX	PDRD15 [R] XXXXXXXX	
000D10 _H	PDRD16 [R] XXXXXXXX	PDRD17 [R] XXXXXXXX	PDRD18 [R] -XXX-XXX	PDRD19 [R] -XXX-XXX	
000D14 _H	PDRD20 [R] -XXX-XXX	PDRD21 [R] -----X	PDRD22 [R] XXXXXXXX	PDRD23 [R] XXXXXXXX	
000D18 _H	PDRD24 [R] XXXXXXXX	Reserved	PDRD26 [R] XXXXXXXX	PDRD27 [R] XXXXXXXX	
000D1C _H	PDRD28 [R] XXXXXXXX	PDRD29 [R] XXXXXXXX	Reserved		
000D20 _H to 000D3C _H	Reserved				
000D40 _H	DDR00 [R/W] 00000000	DDR01 [R/W] 00000000	Reserved		R-bus Port Direction Register
000D44 _H	Reserved	DDR05 [R/W] -- 000000	DDR06 [R/W] 00000000	DDR07 [R/W] 00000000	
000D48 _H	DDR08 [R/W] 0--0--0	DDR09 [R/W] -----00	DDR10 [R/W] -----0	Reserved	
000D4C _H	Reserved		DDR14 [R/W] 00000000	DDR15 [R/W] 00000000	
000D50 _H	DDR16 [R/W] 00000000	DDR17 [R/W] 00000000	DDR18 [R/W] -000-000	DDR19 [R/W] -000-000	
000D54 _H	DDR20 [R/W] -000-000	DDR21 [R/W] -----00	DDR22 [R/W] 00000000	DDR23 [R/W] 00000000	
000D58 _H	DDR24 [R/W] 00000000	Reserved	DDR26 [R/W] 00000000	DDR27 [R/W] 00000000	
000D5C _H	DDR28 [R/W] 00000000	DDR29 [R/W] 00000000	Reserved		
000D60 _H to 000D7C _H	Reserved				Reserved

Address	Register				Block
	+0	+1	+2	+3	
00C310 _H	IF1CREQ3 [R/W] 00000000 00000001		IF1CMSK3 [R/W] 00000000 00000000		CAN 3 IF 1 Register Note: Not on MB91F465BB/MB91F464 BB
00C314 _H	IF1MSK23 [R/W] 11111111 11111111		IF1MSK13 [R/W] 11111111 11111111		
00C318 _H	IF1ARB23 [R/W] 00000000 00000000		IF1ARB13 [R/W] 00000000 00000000		
00C31C _H	IF1MCTR3 [R/W] 00000000 00000000		Reserved		
00C320 _H	IF1DTA13 [R/W] 00000000 00000000		IF1DTA23 [R/W] 00000000 00000000		
00C324 _H	IF1DTB13 [R/W] 00000000 00000000		IF1DTB23 [R/W] 00000000 00000000		
00C328 _H to 00C32C _H	Reserved				
00C330 _H	IF1DTA23 [R/W] 00000000 00000000		IF1DTA13 [R/W] 00000000 00000000		
00C334 _H	IF1DTB23 [R/W] 00000000 00000000		IF1DTB13 [R/W] 00000000 00000000		
00C338 _H to 00C33C _H	Reserved				
00C340 _H	IF2CREQ3 [R/W] 00000000 00000001		IF2CMSK3 [R/W] 00000000 00000000		CAN 3 IF 2 Register Note: Not on MB91F465BB/MB91F464 BB
00C344 _H	IF2MSK23 [R/W] 11111111 11111111		IF2MSK13 [R/W] 11111111 11111111		
00C348 _H	IF2ARB23 [R/W] 00000000 00000000		IF2ARB13 [R/W] 00000000 00000000		
00C34C _H	IF2MCTR3 [R/W] 00000000 00000000		Reserved		
00C350 _H	IF2DTA13 [R/W] 00000000 00000000		IF2DTA23 [R/W] 00000000 00000000		
00C354 _H	IF2DTB13 [R/W] 00000000 00000000		IF2DTB23 [R/W] 00000000 00000000		
00C358 _H to 00C35C _H	Reserved				
00C360 _H	IF2DTA23 [R/W] 00000000 00000000		IF2DTA13 [R/W] 00000000 00000000		
00C364 _H	IF2DTB23 [R/W] 00000000 00000000		IF2DTB13 [R/W] 00000000 00000000		
00C368 _H to 00C37C _H	Reserved				

Address	Register				Block
	+0	+1	+2	+3	
00C440 _H	IF2CREQ4 [R/W] 00000000 00000001		IF2CMSK4 [R/W] 00000000 00000000		CAN 4 IF 2 Register Note: Not on MB91F465BB/MB91F464 BB
00C444 _H	IF2MSK24 [R/W] 11111111 11111111		IF2MSK14 [R/W] 11111111 11111111		
00C448 _H	IF2ARB24 [R/W] 00000000 00000000		IF2ARB14 [R/W] 00000000 00000000		
00C44C _H	IF2MCTR4 [R/W] 00000000 00000000		Reserved		
00C450 _H	IF2DTA14 [R/W] 00000000 00000000		IF2DTA24 [R/W] 00000000 00000000		
00C454 _H	IF2DTB14 [R/W] 00000000 00000000		IF2DTB24 [R/W] 00000000 00000000		
00C458 _H to 00C45C _H	Reserved				
00C460 _H	IF2DTA24 [R/W] 00000000 00000000		IF2DTA14 [R/W] 00000000 00000000		
00C464 _H	IF2DTB24 [R/W] 00000000 00000000		IF2DTB14 [R/W] 00000000 00000000		
00C468 _H to 00C47C _H	Reserved				
00C480 _H	TREQR24 [R] 00000000 00000000		TREQR14 [R] 00000000 00000000		CAN 4 Status Flags Note: Not on MB91F465BB/MB91F464 BB
00C484 _H to 00C48C _H	Reserved				
00C490 _H	NEWDT24 [R] 00000000 00000000		NEWDT14 [R] 00000000 00000000		
00C494 _H to 00C49C _H	Reserved				
00C4A0 _H	INTPND24 [R] 00000000 00000000		INTPND14 [R] 00000000 00000000		
00C4A4 _H to 00C4AC _H	Reserved				
00C4B0 _H	MSGVAL24 [R] 00000000 00000000		MSGVAL14 [R] 00000000 00000000		
00C4B4 _H to 00C4FC _H	Reserved				
00C500 _H	CTRLR5 [R/W] 00000000 00000001		STATR5 [R/W] 00000000 00000000		CAN 5 Control Register Note: Not on MB91F465BB/MB91F464 BB
00C504 _H	ERRCNT5 [R] 00000000 00000000		BTR5 [R/W] 00100011 00000001		
00C508 _H	INTR5 [R] 00000000 00000000		TESTR5 [R/W] 00000000 X0000000		
00C50C _H	BRPE5 [R/W] 00000000 00000000		CBSYNC5		

12.2 Flash Memory and External Bus Area

12.2.1 MB91F467BA/466BA

64bit read	dat[63:0]								
32bit read/write	dat[31:0]				dat[31:0]				
16bit read/write	dat[31:16]		dat[15:0]		dat[31:16]		dat[15:0]		
Address	Register								
	+ 0	+ 1	+ 2	+ 3	+ 4	+ 5	+ 6	+ 7	
040000 _H to 05FFF8 _H	SA8 (64KB)				SA9 (64KB)				ROMS0
060000 _H to 07FFF8 _H	SA10 (64KB)				SA11 (64KB)				ROMS1
080000 _H to 09FFF8 _H	SA12 (64KB)				SA13 (64KB)				ROMS2
0A0000 _H to 0BFFF8 _H	SA14 (64KB)				SA15 (64KB)				ROMS3
0C0000 _H to 0DFFF8 _H	SA16 (64KB)				SA17 (64KB)				ROMS4
0E0000 _H to 0FFFF0 _H	SA18 (64KB)				SA19 (64KB)				ROMS5
0FFFF8 _H	FMV [R] 06 00 00 00 _H				FRV [R] 00 00 BF F8 _H				
100000 _H to 11FFF8 _H	SA20 (64KB, MB91F467BA) Reserved (MB91F466BA)				SA21 (64KB, MB91F467BA) Reserved (MB91F466BA)				ROMS6
120000 _H to 13FFF8 _H	SA22 (64KB, MB91F467BA) Reserved (MB91F466BA)				SA23 (64KB, MB91F467B) Reserved (MB91F466BA)				
140000 _H to 143FF8 _H	SA0 (8KB)				SA1 (8KB)				ROMS7
144000 _H to 147FF8 _H	SA2 (8KB)				SA3 (8KB)				
148000 _H to 14BFF8 _H	SA4 (8KB)				SA5 (8KB)				
14C000 _H to 14FFF8 _H	SA6 (8KB)				SA7 (8KB)				
150000 _H to 17FFF8 _H	Reserved								

12.2.2 MB91F465BB/464BB

32bit read	dat[31:0]				dat[31:0]				
16bit read/write	dat[31:16]		dat[15:0]		dat[31:16]		dat[15:0]		
Address	Register								Block
	+ 0	+ 1	+ 2	+ 3	+ 4	+ 5	+ 6	+ 7	
040000 _H to 05FFF8 _H	Reserved				Reserved				ROMS0
060000 _H to 07FFF8 _H	Reserved				Reserved				ROMS1
080000 _H to 09FFF8 _H	SA12 (64KB) Reserved (MB91F464BB)				SA13 (64KB) Reserved (MB91F464BB)				ROMS2
0A0000 _H to 0BFFF8 _H	SA14 (64KB)				SA15 (64KB)				ROMS3
0C0000 _H to 0DFFF8 _H	SA16 (64KB)				SA17 (64KB)				ROMS4
0E0000 _H to 0FFFF0 _H	SA18 (64KB)				SA19 (64KB)				ROMS5
0FFFF8 _H	FMV [R] 06 00 00 00 _H				FRV [R] 00 00 BF F8 _H				
100000 _H to 11FFF8 _H	External Bus Area								ROMS6
120000 _H to 13FFF8 _H									
140000 _H to 143FF8 _H	External Bus Area								ROMS7
144000 _H to 17FF8 _H									
148000 _H to 14BFF8 _H	SA4 (8KB)				SA5 (8KB)				
14C000 _H to 14FFF8 _H	SA6 (8KB)				SA7 (8KB)				
150000 _H to 17FFF8 _H	Reserved								

32bit read/write	dat[31:0]				dat[31:0]				
16bit read/write	dat[31:16]		dat[15:0]		dat[31:16]		dat[15:0]		
Address	Register								Block
	+ 0	+ 1	+ 2	+ 3	+ 4	+ 5	+ 6	+ 7	
180000 _H to 1BFFF8 _H	External Bus Area								ROMS8
1C0000 _H to 1FFFF8 _H									ROMS9
200000 _H to 27FFF8 _H									ROMS10
280000 _H to 2FFFF8 _H									ROMS11
300000 _H to 37FFF8 _H									ROMS12
380000 _H to 3FFFF8 _H									ROMS13
400000 _H to 47FFF8 _H									ROMS14
480000 _H to 4FFFF8 _H									ROMS15

Notes: Write operations to address 0FFFF8_H and 0FFFFC_H are not possible. When reading these addresses, the values shown above will be read. On MB91F465BB/F464BB, write access to the flash is only possible in 16-bit mode.

14. Recommended Settings

14.1 PLL and Clock Gear Settings

Please note that for MB91F467BA/466BA and MB91F465BB/464BB the core base clock frequencies are valid in the 1.8V operation mode of the Main regulator and Flash.

Table 7. Recommended PLL divider and clock gear settings

PLL Input (CLK) [MHz]	Frequency Parameter		Clockgear Parameter		PLL Output (X) [MHz]	Core Base Clock [MHz]	Remarks
	DIVM	DIVN	DIVG	MULG			
4	2	25	16	24	200	100	Not on MB91F467BA/466BA
4	2	24	16	24	192	96	
4	2	23	16	24	184	92	
4	2	22	16	24	176	88	
4	2	21	16	20	168	84	
4	2	20	16	20	160	80	
4	2	19	16	20	152	76	
4	2	18	16	20	144	72	
4	2	17	16	16	136	68	
4	2	16	16	16	128	64	
4	2	15	16	16	120	60	
4	2	14	16	16	112	56	
4	2	13	16	12	104	52	
4	2	12	16	12	96	48	
4	2	11	16	12	88	44	
4	4	10	16	24	160	40	
4	4	9	16	24	144	36	
4	4	8	16	24	128	32	
4	4	7	16	24	112	28	
4	6	6	16	24	144	24	
4	8	5	16	28	160	20	
4	10	4	16	32	160	16	
4	12	3	16	32	144	12	

14.2 Clock Modulator settings

The following table shows all possible settings for the Clock Modulator in a base clock frequency range from 32MHz up to 88MHz. The Flash access time settings need to be adjusted according to Fmax while the PLL and clockgear settings should be set according to base clock frequency.

Table 8. Clock Modulator settings, frequency range and supported supply voltage


Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]
1	3	026F	88	79.5	98.5 Not on MB91F467BA/466BA
1	3	026F	84	76.1	93.8
1	3	026F	80	72.6	89.1
1	5	02AE	80	68.7	95.8
2	3	046E	80	68.7	95.8
1	3	026F	76	69.1	84.5
1	5	02AE	76	65.3	90.8
1	7	02ED	76	62	98.1 Not on MB91F467BA/466BA
2	3	046E	76	65.3	90.8
3	3	066D	76	62	98.1 Not on MB91F467BA/466BA
1	3	026F	72	65.5	79.9
1	5	02AE	72	62	85.8
1	7	02ED	72	58.8	92.7
2	3	046E	72	62	85.8
3	3	066D	72	58.8	92.7
1	3	026F	68	62	75.3
1	5	02AE	68	58.7	80.9
1	7	02ED	68	55.7	87.3
1	9	032C	68	53	95
2	3	046E	68	58.7	80.9
2	5	04AC	68	53	95
3	3	066D	68	55.7	87.3
4	3	086C	68	53	95
1	3	026F	64	58.5	70.7
1	5	02AE	64	55.3	75.9
1	7	02ED	64	52.5	82
1	9	032C	64	49.9	89.1
1	11	036B	64	47.6	97.6 Not on MB91F467BA/466BA
2	3	046E	64	55.3	75.9
2	5	04AC	64	49.9	89.1
3	3	066D	64	52.5	82
4	3	086C	64	49.9	89.1



15.2 Recommended Operating Conditions

($V_{SS5} = AV_{SS5} = 0.0\text{ V}$)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power supply voltage	V_{DD5}	3.0	-	5.5	V	
	V_{DD5R}	3.0	-	5.5	V	Internal regulator
	AV_{CC5}	3.0	-	5.5	V	A/D converter
Smoothing capacitor at VCC18C pin	C_S	-	4.7	-	mF	Use a X7R ceramic capacitor or a capacitor that has similar frequency characteristics.
Power supply slew rate		-	-	50	V/ms	
Operating temperature	T_A	- 40	-	+ 125	°C	
Main Oscillation stabilisation time		10			ms	
Lock-up time PLL (4 MHz ->16 ...100MHz)				0.6	ms	
ESD Protection (Human body model)	V_{surge}	2			kV	$R_{discharge} = 1.5\text{k}\Omega$ $C_{discharge} = 100\text{pF}$
RC Oscillator	$f_{RC100\text{kHz}}$ $f_{RC2\text{MHz}}$	50 1	100 2	200 4	kHz MHz	$V_{DD_{CORE}} \geq 1.65\text{V}$

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.





$$\text{Nonlinearity error of digital output } N = \frac{V_{NT} - \{1\text{LSB} \times (N - 1) + V_{OT}\}}{1\text{LSB}} \text{ [LSB]}$$

$$\text{Differential nonlinearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1\text{LSB}} - 1 \text{ [LSB]}$$

$$1\text{LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$

N: A/D converter digital output value

V_{OT}: Voltage at which the digital output changes from 000_H to 001_H.

V_{FST}: Voltage at which the digital output changes from 3FE_H to 3FF_H.

15.6 Flash Memory Program/Erase Characteristics

15.6.1 MB91F467BA/466BA

($V_{DD5} = 3.0\text{ V to }5.5\text{ V}$, $V_{DD5R} = 3.0\text{ V to }5.5\text{ V}$, $V_{SS5} = 0\text{ V}$, $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$)

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	-	0.5	2.0	s	Erasure programming time not included
Chip erase time	-	n*0.5	n*2.0	s	n is the number of Flash sector of the device
Word (16-bit width) programming time	-	6	100	μs	System overhead time not included
Program/Erase cycle	10 000			cycle	
Flash data retention time	20			year	[1]

1. This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at 85°C)

15.6.2 MB91F465BB/464BB

($V_{DD5} = 3.0\text{ V to }5.5\text{ V}$, $V_{DD5R} = 3.0\text{ V to }5.5\text{ V}$, $V_{SS5} = 0\text{ V}$, $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$)

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	-	0.9	3.6	s	Erasure programming time not included
Chip erase time	-	n*0.9	n*3.6	s	n is the number of Flash sector of the device
Word (16-bit or 32-bit width) programming time	-	23	370	μs	System overhead time not included
Program/Erase cycle	10 000			cycle	
Flash data retention time	20			year	[1]

1. This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at 85°C)


15.7 AC Characteristics

15.7.1 Clock Timing

($V_{DD5} = 3.0\text{ V to } 5.5\text{ V}$, $V_{SS5} = AV_{SS5} = 0\text{ V}$, $T_A = -40\text{ }^\circ\text{C to } +125\text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Value			Unit	Condition
			Min	Typ	Max		
Clock frequency	f_c	X0 X1	3.5	4	16	MHz	Opposite phase external supply or crystal
		X0A X1A	32	32.768	100	kHz	

Figure 3. Clock timing condition



15.7.2 Reset Input Ratings

($V_{DD5} = 3.0\text{ V to } 5.5\text{ V}$, $V_{SS5} = AV_{SS5} = 0\text{ V}$, $T_A = -40\text{ }^\circ\text{C to } +125\text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
INITX input time (at power-on)	t_{INTL}	INITX	-	8	-	ms
INITX input time (other than the above)				20	-	μs

