E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	ARM926EJ-S
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	Keypad, LCD
Ethernet	-
SATA	-
USB	USB 1.x (2)
Voltage - I/O	1.8V, 3.0V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	-
Package / Case	289-LFBGA
Supplier Device Package	289-LFBGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9328mx21vkr2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- A signal is an electronic construct whose state conveys or changes in state convey information.
- A *pin* is an external physical connection. The same pin can be used to connect a number of signals.
- Asserted means that a discrete signal is in active logic state.
 - Active low signals change from logic level one to logic level zero.
 - *Active high* signals change from logic level zero to logic level one.
- *Negated* means that an asserted discrete signal changes logic state.
 - *Active low* signals change from logic level zero to logic level one.
 - Active high signals change from logic level one to logic level zero.
- LSB means *least significant bit* or *bits*, and MSB means *most significant bit* or *bits*. References to low and high bytes or words are spelled out.
- Numbers preceded by a percent sign (%) are binary. Numbers preceded by a dollar sign (\$) or ∂x are hexadecimal.

1.2 Target Applications

The i.MX21 is targeted for advanced information appliances, smart phones, Web browsers, digital MP3 audio players, handheld computers based on the popular Palm OS platform, and messaging applications.

1.3 Reference Documentation

The following documents are required for a complete description of the i.MX21 and are necessary to design properly with the device. Especially for those not familiar with the ARM926EJ-S processor the following documents are helpful when used in conjunction with this manual.

ARM Architecture Reference Manual (ARM Ltd., order number ARM DDI 0100)

ARM7TDMI Data Sheet (ARM Ltd., order number ARM DDI 0029)

ARM920T Technical Reference Manual (ARM Ltd., order number ARM DDI 0151C)

MC9328MX21 Product Brief (order number MC9328MX21P)

MC9328MX21 Reference Manual (order number MC9328MX21RM)

The Freescale manuals are available on the Freescale Semiconductor Web site at http:// www.freescale.com. These documents may be downloaded directly from the Freescale Web site, or printed versions may be ordered. The ARM Ltd. documentation is available from http://www.arm.com.

1.4 Ordering Information

Table 1 provides ordering information for the device.

Table 1. Ordering	Information ¹
-------------------	--------------------------

Part Order Number	Package Size	Package Type	Operating Range
MC9328MX21VK!	289-lead MAPBGA 0.65mm, 14mm x 14mm	Lead-free	0°C–70°C
MC9328MX21VM!	289-lead MAPBGA 0.8mm, 17mm x 17mm	Lead-free	0°C–70°C

Signal Name	Function/Notes				
EB1	Byte Strobe—Active low external enable byte signal that controls D [23:16], shared with SDRAM DQM1.				
EB2	Byte Strobe—Active low external enable byte signal that controls D [15:8], shared with SDRAM DQM2 and PCMCIA PC_REG.				
EB3	LSB Byte Strobe—Active low external enable byte signal that controls D [7:0], shared with SDRAM DQM3 and PCMCIA PC_IORD.				
ŌĒ	Memory Output Enable—Active low output enables external data bus, shared with PCMCIA PC_IOWR.				
<u>CS</u> [5:0]	Chip Select—The chip select signals \overline{CS} [3:2] are multiplexed with \overline{CSD} [1:0] and are selected by the Function Multiplexing Control Register (FMCR) in the System Control chapter. By default \overline{CSD} [1:0] is selected. DTACK is multiplexed with $\overline{CS4}$.				
ECB	Active low input signal sent by flash device to the EIM whenever the flash device must terminate an on- going burst sequence and initiate a new (long first access) burst sequence.				
LBA	Active low signal sent by flash device causing the external burst device to latch the starting burst address.				
BCLK	Clock signal sent to external synchronous memories (such as burst flash) during burst mode.				
RW	RW signal—Indicates whether external access is a read (high) or write (low) cycle. This signal is also shared with the PCMCIA PC_WE.				
DTACK	DTACK signal—External input data acknowledge signal, multiplexed with $\overline{CS4}$.				
	Bootstrap				
BOOT [3:0]	System Boot Mode Select—The operational system boot mode upon system reset is determined by the settings of these pins. To hardwire these inputs low, terminate with a 1 K Ω resister to ground. For a logic high, terminate with a 1 K Ω resistor to VDDA. Do not change the state of these inputs after power-up. Boot 3 should always be tied to logic low.				
	SDRAM Controller				
SDBA [4:0]	SDRAM non-interleave mode bank address signals. These signals are multiplexed with address signals A[20:16].				
SDIBA [3:0]	SDRAM interleave addressing mode bank address signals. These signals are multiplexed with address signals A[24:21].				
MA [11:0]	SDRAM address signals. MA[9:0] are multiplexed with address signals A[10:1].				
DQM [3:0]	SDRAM data qualifier mask multiplexed with $\overline{\text{EB}}$ [3:0]. DQM3 corresponds to D[31:24], DQM2 corresponds to D[23:16], DQM1 corresponds to D[15:8], and DQM0 corresponds to D[7:0].				
CSD0	SDRAM Chip Select signal. This signal is multiplexed with the $\overline{CS2}$ signal. This signal is selectable by programming the Function Multiplexing Control Register in the System Control chapter.				
CSD1	SDRAM Chip Select signal. This signal is multiplexed with the $\overline{CS3}$ signal. This signal is selectable by programming the Function Multiplexing Control Register in the System Control chapter.				
RAS	SDRAM Row Address Select signal.				
CAS	SDRAM Column Address Select signal				
SDWE	SDRAM Write Enable signal				
SDCKE0	SDRAM Clock Enable 0				
SDCKE1	SDRAM Clock Enable 1				
SDCLK	SDRAM Clock				

Table 2. i.MX21 Signal Descriptions (Continued)

Signal Descriptions

Signal Name	Signal Name Function/Notes			
Clocks and Resets				
EXTAL26M	Crystal input (26MHz), or a 16 MHz to 32 MHz oscillator (or square-wave) input when the internal oscillator circuit is shut down. When using an external signal source, feed this input with a square wave signal switching from GND to VDDA.			
XTAL26M	Oscillator output to external crystal. When using an external signal source, float this output.			
EXTAL32K	32 kHz or 32.768 kHz crystal input. When using an external signal source, feed this input with a square wave signal switching from GND to QVDD5.			
XTAL32K	Oscillator output to external crystal. When using an external signal source, float this output.			
CLKO	Clock Out signal selected from internal clock signals. Please refer to clock controller for internal clock selection.			
EXT_48M	This is a special factory test signal. To ensure proper operation, connect this signal to ground.			
EXT_266M	This is a special factory test signal. To ensure proper operation, connect this signal to ground.			
RESET_IN	Master Reset—External active low Schmitt trigger input signal. When this signal goes active, all modules (except the reset module, SDRAMC module, and the clock control module) are reset.			
RESET_OUT	Reset Out—Internal active low output signal from the Watchdog Timer module and is asserted from the following sources: Power-on reset, External reset (RESET_IN), and Watchdog time-out.			
POR	Power On Reset—Active low Schmitt trigger input signal. The POR signal is normally generated by an external RC circuit designed to detect a power-up event.			
CLKMODE[1:0]	These are special factory test signals. To ensure proper operation, leave these signals as no connects.			
OSC26M_TEST	This is a special factory test signal. To ensure proper operation, leave this signal as a no connect.			
TEST_WB[2:0]	These are special factory test signals. However, these signals are also multiplexed with GPIO PORT E as well as alternate keypad signals. If not using these signals for GPIO functions or for other multiplexed functions, then configure as GPIO input with pull-up enabled, and leave as a no connect.			
TEST_WB[4:3]	These are special factory test signals. To ensure proper operation, leave these signals as no connects.			
WKGD Battery indicator input used to qualify the walk-up process. Also multiplexed with TIN.				
For termination	JTAG recommendations, see the Table " <i>JTAG pinouts</i> " in the <i>Multi-ICE[®] User Guide</i> from ARM [®] Limited.			
TRST	Test Reset Pin—External active low signal used to asynchronously initialize the JTAG controller.			
TDO	Serial Output for test instructions and data. Changes on the falling edge of TCK.			
TDI	Serial Input for test instructions and data. Sampled on the rising edge of TCK.			
ТСК	Test Clock to synchronize test logic and control register access through the JTAG port.			
TMS	Test Mode Select to sequence the JTAG test controller's state machine. Sampled on the rising edge of TCK.			
JTAG_CTRL	JTAG Controller select signal—JTAG_CTRL is sampled during the rising edge of TRST. Must be pulled to logic high for proper JTAG interface to debugger. Pulling JTAG_CRTL low is for internal test purposes only.			
RTCK	JTAG Return Clock used to enhance stability of JTAG debug interface devices. This signal is multiplexed with 1-Wire, therefore using 1-Wire renders RTCK unusable and vice versa.			
CMOS Sensor Interface				
CSI_D [7:0]	Sensor port data			
CSI_MCLK	Sensor port master clock			

Signal Name	Function/Notes			
SLCDC2_D0	SLCD Data input signal for pass through to SLCD device. This signal is multiplexed with SSI3_FS signal from SSI3.			
Bus Master Interface (BMI)				
BMI_D[15:0]	BMI bidirectional data bus. Bus width is programmable between 8-bit or 16-bit. These signals are multiplexed with LD[15:0] and SLCDC_DAT[15:0].			
BMI_CLK_CS	BMI bidirectional clock or chip select signal. This signal is multiplexed with LSCLK of LCDC.			
BMI_WRITE	BMI bidirectional signal to indicate read or write access. This is an input signal when the BMI is a slave and an output signal when BMI is the master of the interface. BMI_WRITE is asserted for write and negated for read.This signal is muxed with LD[17] of LCDC.			
BMI_READ	BMI output signal to enable data read from external slave device. This signal is not used and driven high when BMI is slave. This signal is multiplexed with CONTRAST signal of LCDC.			
BMI_READ_REQ	BMI Read request output signal to external bus master. This signal is active when the data in the TXFIFO is larger or equal to the data transfer size of a single external BMI access. This signal is muxed with LD[16] of LCDC.			
BMI_RXF_FULL	BMI Receive FIFO full active high output signal to reflect if the RxFIFO reaches water mark value. This signal is muxed with VSYNC of the LCDC.			
BMI_WAIT	BMI Wait—Active low signal to wait for data ready (read cycle) or accepted (write_cycle). Also multiplexed with VSYNC.			
External DMA				
EXT_DMAREQ	External DMA Request input signal. This signal is multiplexed with CSPI1_RDY.			
EXT_DMAGRANT	External DMA Grant output signal. This signal is multiplexed with LD[16] of LCDC and CSPI1_SS1 of CSPI1.			
	NAND Flash Controller			
NF_CLE	NAND Flash Command Latch Enable output signal. Multiplexed with PC_POE of PCMCIA.			
NF_CE	NAND Flash Chip Enable output signal. This signal is multiplexed with PC_CE1 of PCMCIA.			
NF_WP	NAND Flash Write Protect output signal. This signal is multiplexed with PC_CE2 of PCMCIA.			
NF_ALE	NAND Flash Address Latch Enable output signal. This signal is multiplexed with PC_OE of PCMCIA.			
NF_RE	NAND Flash Read Enable output signal. This signal is multiplexed with PC_RW of PCMCIA.			
NF_WE	NAND Flash Write Enable output signal. This signal is multiplexed with and PC_BVD2 of PCMCIA.			
NF_RB	NAND Flash Ready Busy input signal. This signal is multiplexed with PC_RST of PCMCIA.			
NF_IO[15:0]	NAND Flash Data input and output signals. NF_IO[15:7] signals are multiplexed with A[25:21] and A[15:13]. NF_IO[7:0] signals are multiplexed with several PCMCIA signals.			
	PCMCIA Controller			
PC_A[25:0]	PCMCIA Address signals. These signals are multiplexed with A[25:0].			
PC_D[15:0]	PCMCIA Data input and output signals. These signals are multiplexed with D[15:0].			
PC_CD1	PCMCIA Card Detect1 input signal. This signal is multiplexed with NFIO[7] signal of NF.			
PC_CD2	PCMCIA Card Detect2 input signal. This signal is multiplexed with NFIO[6] signal of NF.			
PC_WAIT	PCMCIA Wait input signal to extend current access. This signal is multiplexed with NFIO[5] signal of NF.			
PC_READY	PCMCIA Ready input signal indicates card is ready for access. Multiplexed with NFIO[4] signal of NF.			

Table 2. i.MX21 Si	ignal Descriptions	(Continued)
--------------------	--------------------	-------------

Signal Name	Function/Notes			
USBH2_FS	USB Host2 Full Speed output signal. This signal is multiplexed with CSPI2_SS[0] of CSPI2.			
USBG_SCL	USB OTG I ² C Clock input/output signal. This signal is multiplexed with SLCDC1_DAT8.			
USBG_SDA	USB OTG I ² C Data input/output signal. This signal is multiplexed with SLCDC1_DAT7.			
USBG_TXR_INT	USB OTG transceiver interrupt input. Multiplexed with USBG_FS.			
	Secure Digital Interface			
SD1_CMD	SD Command bidirectional signal—If the system designer does not want to make use of the internal pull- up, via the Pull-up enable register, a 4.7k–69k external pull-up resistor must be added. This signal is multiplexed with CSPI3_MOSI.			
SD1_CLK	SD Output Clock. This signal is multiplexed with CSPI3_SCLK.			
SD1_D[3:0]	SD Data bidirectional signals—If the system designer does not want to make use of the internal pull-up, via the Pull-up enable register, a 50k–69k external pull-up resistor must be added. SD1_D[3] is muxed with CSPI3_SS while SD1_D[0] is muxed with CSPI3_MISO.			
SD2_CMD	SD Command bidirectional signal. This signal is multiplexed with SLCDC1_CS signal from SLCDC1.			
SD2_CLK	SD Output Clock signal. This signal is multiplexed with SLCDC1_CLK signal from SLCDC1.			
SD2_D[3:0]	SD Data bidirectional signals. SD2_D[3:2] are multiplexed with SLCDC1_RS and SLCDC_D0 signals from SLCDC1.			
UARTs – IrDA/Auto-Bauding				
UART1_RXD	Receive Data input signal			
UART1_TXD	Transmit Data output signal			
UART1_RTS	Request to Send input signal			
UART1_CTS	Clear to Send output signal			
UART2_RXD	Receive Data input signal. This signal is multiplexed with KP_ROW6 signal from KPP.			
UART2_TXD	Transmit Data output signal. This signal is multiplexed with KP_COL6 signal from KPP.			
UART2_RTS	Request to Send input signal. This signal is multiplexed with KP_ROW7 signal from KPP.			
UART2_CTS	Clear to Send output signal. This signal is multiplexed with KP_COL7 signal from KPP.			
UART3_RXD	Receive Data input signal. This signal is multiplexed with IR_RXD from FIRI.			
UART3_TXD	Transmit Data output signal. This signal is multiplexed with IR_TXD from FIRI.			
UART3_RTS	Request to Send input signal			
UART3_CTS	Clear to Send output signal			
UART4_RXD	Receive Data input signal which is multiplexed with USBH1_RXDP and USBH1_TXDP.			
UART4_TXD	Transmit Data output signal which is multiplexed with USBH1_TXDM.			
UART4_RTS	Request to Send input signal which is multiplexed with USBH1_FS and USBH1_RXDP.			
UART4_CTS	Clear to Send output signal which is multiplexed with USBH1_TXDP and USBH1_RXDM.			
	Serial Audio Port – SSI (configurable to I ² S protocol and AC97)			
SSI1_CLK	Serial clock signal which is output in master or input in slave			
SSI1_TXD	Transmit serial data			
SSI1_RXD	Receive serial data			
SSI1_FS	Frame Sync signal which is output in master and input in slave			

Parameter	Description	3.0 V		1.8 V		Unit
	Description	wcs	BCS	wcs	BCS	Unit
t _{min_assert}	Minimum assertion time of External Grant signal	8 hclk + 8.6	8 hclk + 2.74	8 hclk + 7.17	8 hclk + 3.25	ns
t _{max_req_assert}	Maximum External request assertion time after assertion of Grant signal	9 hclk - 20.66	9 hclk - 6.7	9 hclk - 17.96	9 hclk - 8.16	ns
t _{max_read}	Maximum External request assertion time after first read completion	8 hclk - 6.21	8 hclk - 0.77	8 hclk - 5.84	8 hclk - 0.66	ns
t _{max_write}	Maximum External request assertion time after completion of first write	3 hclk - 15.87	3 hclk - 8.83	3 hclk - 15.9	3 hclk - 9.12	ns

Table 13. DMA External Request and Grant Timing Parameters

3.8 BMI Interface Timing Diagram

3.8.1 Connecting BMI to ATI MMD Devices

3.8.1.1 ATI MMD Devices Drive the BMI_CLK/CS

In this mode MMD_MODE_SEL bit is set and MMD_CLKOUT bit is cleared. BMI_WRITE and BMI_CLK/CS are input signals to BMI driving by ATI MMD chip set. Output signal BMI_READ_REQ can be used as interrupt signal to inform MMD that data is ready in BMI TxFIFO for read access. MMD can write data to BMI RxFIFO anytime as CPU or DMA can move data out from RxFIFO much faster than the BMI interface. Overflow interrupt is generated if RxFIFO overflow is detected. Once this happens, the new coming data is ignored.

3.8.1.1.1 MMD Read BMI Timing

Figure 6 shows the MMD read BMI timing when the MMD drives clock.

On each rising edge of BMI_CLK/CS BMI checks the BMI_WRITE logic level to determine if the current cycle is a read cycle. It puts data into the data bus and enables the data out on the rising edge of BMI_CLK/CS if BMI_WRITE is logic high. The BMI_READ_REQ is negated one hclk cycle after the BMI_CLK/CS rising edge of last data read. The MMD cannot issues read command when BMI_READ_REQ is low (no data in TxFIFO).

3.8.3.1 Memory Interface Master Mode Without WAIT Signal

The WAIT control bit (BMICTLR1[29]) is used in this mode. When this bit is cleared (default), the BMI_WAIT signal is ignored and the CS cycle is terminated by Wait State (WS) control bits. Figure 11 shows the BMI timing when the WAIT bit is cleared.



Figure 11. Memory Interface Master Mode, BMI Read/Write to External Slave Device Timing without Wait Signal (MMD_MODE_SEL=0, MASTER_MODE_SEL=1)

3.8.3.2 Memory Interface Master Mode with WAIT Signal

When the WAIT control bit is set, the BMI_WAIT signal is used and the CS cycle is terminated upon sampling a logic high BMI_WAIT signal. Figure 12 shows the BMI write timing when the WAIT bit is set. When the BMI_WRITE is asserted, the BMI will detect the BMI_WAIT signal on every falling edge of the Int_Clk. When it detected the high level of the BMI_WAIT, the BMI_WRITE will be negated after 1+WS Int_Clk period. If the BMI_WAIT is always high or already high before BMI_WRITE is asserted, this timing will same as without WAIT signal. So the BMI_WRITE will be asserted at least for 1+WS Int_Clk period.



Figure 12. Memory Interface Master Mode, BMI Write to External Slave Device Timing with Wait Signal (MMD_MODE_SEL=0, MASTER_MODE_SEL=1,WAIT=1)

Figure 13 shows the BMI read timing when the WAIT bit is set. As write timing, when the BMI_READ is asserted, the BMI will detect the BMI_WAIT signal on every falling edge of the Int_Clk. When it detected the high level of the BMI_WAIT, the BMI_READ will be negated after 1+WS Int_Clk period. If the BMI_WAIT is always high or already high before BMI_READ is asserted, this timing will same as without WAIT signal. So the BMI_READ will be asserted at least for 1+WS Int_Clk period.



Figure 13. Memory Interface Master Mode, BMI Read to External Slave Device Timing with Wait Signal (MMD_MODE_SEL=0, MASTER_MODE_SEL=1,WAIT=1)

3.9 CSPI Timing Diagrams

To use the internal transmit (TX) and receive (RX) data FIFOs when the CSPI1 module is configured as a master, two control signals are used for data transfer rate control: the \overline{SS} signal (output) and the $\overline{SPI_RDY}$ signal (input). The SPI 1 Sample Period Control Register (PERIODREG1) and the SPI 2 Sample Period Control Register (PERIODREG2) can also be programmed to a fixed data transfer rate for either CSPI1 or CSPI2. When the CSPI1 module is configured as a slave, the user can configure the SPI 1 Control Register (CONTROLREG1) to match the external CSPI master's timing. In this configuration, \overline{SS}

Ref No.	Parameter	Minimum	Maximum	Unit
1	SPI_RDY to SS output low	2T ¹	-	ns
2	SS output low to first SCLK edge	3.Tsclk ²	-	ns
3	Last SCLK edge to SS output high	2·Tsclk	-	ns
4	SS output high to SPI_RDY low	0	-	ns
5	SS output pulse width	Tsclk + WAIT ³	-	ns
6	SS input low to first SCLK edge	т	-	ns
7	SS input pulse width	Т	_	ns

 Table 19. Timing Parameters for Figure 14 through Figure 18

1. T = CSPI system clock period (PERCLK2).

2. Tsclk = Period of SCLK.

3. WAIT = Number of bit clocks (SCLK) or 32.768 kHz clocks per Sample Period Control Register.

3.10 LCD Controller

This section includes timing diagrams for the LCD controller. For detailed timing diagrams of the LCD controller with various display configurations, refer to the LCD controller chapter of the *i.MX21 Reference Manual*.



Figure 19. SCLK to LD Timing Diagram

Table 20. LCDC SCLK Timing Parameters

Symbol	Parameter	3.0 ±	Unit	
Symbol		Minimum	Maximum	Onit
T1	SCLK period	23	2000	ns
T2	Pixel data setup time	11	-	ns
Т3	Pixel data up time	11	-	ns

The pixel clock is equal to LCDC_CLK / (PCD + 1).

When it is in CSTN, TFT or monochrome mode with bus width = 1, SCLK is equal to the pixel clock.

When it is in monochrome with other bus width settings, SCLK is equal to the pixel clock divided by bus width.

The polarity of SCLK and LD can also be programmed.

Maximum frequency of SCLK is HCLK / 3 for TFT and CSTN, otherwise LD output will be incorrect.



Figure 22. Non-TFT Mode Panel Timing

Table 23. Non-TFT Mode Panel Timing

Symbol	Description	Minimum	Value	Unit
T1	HSYN to VSYN delay	2	HWAIT2+2	Тріх
T2	HSYN pulse width	1	HWIDTH+1	Тріх
Т3	VSYN to SCLK	-	$0 \le T3 \le Ts$	-
T4	SCLK to HSYN	1	HWAIT1+1	Тріх

Note:

• Ts is the SCLK period while Tpix is the pixel clock period.

• VSYN, HSYN and SCLK can be programmed as active high or active low. In Figure 67, all these 3 signals are active high.

• When it is in CSTN mode or monochrome mode with bus width = 1, T3 = Tpix = Ts.

• When it is in monochrome mode with bus width = 2, 4, and 8, T3 = 1, 2 and 4 Tpix respectively.



Figure 28. Timing Diagrams at Data Read

Figure 29 shows the basic write operation timing. As with the read operation, after the card response, the data transfer starts after N_{WR} cycles. The data is suffixed with CRC check bits to allow the card to check for transmission errors. The card sends back the CRC check result as a CC status token on the data line. If there was a transmission error, the card sends a negative CRC status (101); otherwise, a positive CRC status (010) is returned. The card expects a continuous flow of data blocks if it is configured to multiple block mode, with the flow terminated by a stop transmission command.

Ref	Parameter	1.8 V	± 0.1 V	3.0 V \pm 0.3 V		Unit
No.		Minimum	Maximum	Minimum	Maximum	onit
1	SDRAM clock high-level width	3.00	-	3	-	ns
2	SDRAM clock low-level width	3.00	-	3	-	ns
3	SDRAM clock cycle time	7.5	-	7.5	-	ns
4	Address setup time	3.67	-	2	-	ns
5	Address hold time	2.95	-	2	-	ns
6	Precharge cycle period ¹	t _{RP} ²	-	t _{RP} ²	-	ns
7	Active to read/write command delay	t _{RCD} ²	-	t _{RCD} 2	-	ns
8	Data setup time	3.41	-	2	-	ns
9	Data hold time	2.45	-	2	-	ns

Table 32. SDRAM Write Cycle Timing Parameter

1. Precharge cycle timing is included in the write timing diagram.

2. t_{RP} and t_{RCD} = SDRAM clock cycle time. These settings can be found in the i.MX21 reference manual.



Ref	Parameter	1.8 V \pm 0.1 V		3.0 V \pm 0.3 V		Unit
No.	Farameter	Minimum	Maximum	Minimum	Maximum	Unit
	Internal Clock Operation ¹ (SSI3 Ports)					
1	(Tx/Rx) CK clock period ¹ 90.	91	-	90.91	-	ns
2	(Tx) CK high to FS (bl) high	-2.09	-0.66	-2.09	-0.66	ns
3	(Rx) CK high to FS (bl) high	-2.74	-0.84	-2.74	-0.84	ns
4	(Tx) CK high to FS (bl) low	-2.09	-0.66	-2.09	-0.66	ns
5	(Rx) CK high to FS (bl) low	-2.74	-0.84	-2.74	-0.84	ns
6	(Tx) CK high to FS (wI) high	-2.09	-0.66	-2.09	-0.66	ns
7	(Rx) CK high to FS (wI) high	-2.74	-0.84	-2.74	-0.84	ns
8	(Tx) CK high to FS (wI) low	-2.09	-0.66	-2.09	-0.66	ns
9	(Rx) CK high to FS (wl) low	-2.74	-0.84	-2.74	-0.84	ns
10	(Tx) CK high to STXD valid from high impedance	-1.73	-0.26	-1.73	-0.26	ns
11a	(Tx) CK high to STXD high	-2.87	-0.80	-2.87	-0.80	ns
11b	(Tx) CK high to STXD low	-2.87	-0.80	-2.87	-0.80	ns
12	(Tx) CK high to STXD high impedance	-1.73	-0.26	-1.73	-0.26	ns
13	SRXD setup time before (Rx) CK low	22.77	-	22.77	-	ns
14	SRXD old ime after Rx) CK low (0	-	0	-	ns
	External Clock Operation (SSI3 Ports)					
15	(Tx/Rx) CK clock period ¹ 90.	91	_	90.91	_	ns
16	(Tx/Rx) CK clock high period	36.36	-	36.36	_	ns
17	(Tx/Rx) CK clock low period	36.36	-	36.36	-	ns
18	(Tx) CK high to FS (bl) high	9.62	17.10	7.90	15.61	ns
19	(Rx) CK high to FS (bl) high	10.30	19.54	8.58	18.05	ns
20	(Tx) CK high to FS (bl) low	9.62	17.10	7.90	15.61	ns
21	(Rx) CK high to FS (bl) low	10.30	19.54	8.58	18.05	ns
22	(Tx) CK high to FS (wI) high	9.62	17.10	7.90	15.61	ns
23	(Rx) CK high to FS (wl) high	10.30	19.54	8.58	18.05	ns
24	(Tx) CK high to FS (wl) low	9.62	17.10	7.90	15.61	ns
25	(Rx) CK high to FS (wl) low	10.30	19.54	8.58	18.05	ns
26	(Tx) CK high to STXD valid from high impedance	9.02	16.46	7.29	14.97	ns
27a	(Tx) CK high to STXD high	8.48	15.32	6.75	13.83	ns
27b	(Tx) CK high to STXD low	8.48	15.32	6.75	13.83	ns

Table 37. SSI to SSI3 Ports Timing Parameters

3.18 USB On-The-Go

Four types of data transfer modes exist for the USB module: control transfers, bulk transfers, isochronous transfers and interrupt transfers. From the perspective of the USB module, the interrupt transfer type is identical to the bulk data transfer mode, and no additional hardware is supplied to support it. This section covers the transfer modes and how they work from the ground up.

Data moves across the USB in packets. Groups of packets are combined to form data transfers. The same packet transfer mechanism applies to bulk, interrupt, and control transfers. Isochronous data is also moved in the form of packets, but because isochronous pipes are given a fixed portion of the USB bandwidth at all times, there is no end-of-transfer.



Figure 50. USB Timing Diagram for Data Transfer to USB Transceiver (TX)

Ref	Parameter	3.0 V :	Unit	
No.	Falaneter	Minimum	Maximum	Unit
1	t _{OEB_TXDP} ; USBD_OE active to USBD_TXDP low	83.14	83.47	ns
2	t _{OEB_TXDM} ; USBD_OE active to USBD_TXDM high	81.55	81.98	ns
3	t _{TXDP_OEB} ; USBD_TXDP high to USBD_OE deactivated	83.54	83.8	ns
4	$t_{TXDM_{OEB}}$; USBD_TXDM low to USBD_OE deactivated (includes SE0)	248.9	249.13	ns
5	t _{FEOPT} ; SE0 interval of EOP	160	175	ns
6	t _{PERIOD} ; Data transfer rate	11.97	12.03	Mb/s

Table 40. USB	Timing Parameters	s for Data Tr	ansfer to USB	Transceiver (T)	()
	0			•	

Note: Signals listed with lower case letters are internal to the device.



Note: Signals listed with lower case letters are internal to the device.





Note: Signals listed with lower case letters are internal to the device.



AGE=0 (Example of DTACK Asserting)

5 Document Revision History

Table 48 provides the document changes for the MC9328MX21 Rev. 3.4.

Location	Description of Change	
Table 30 on page 46	Updated the table by removing the table footnote	
Table 1 on page 3	Added VM and CVM devices.	
Table 7 on page 16	Updated Sleep Current values.	
Table 1 on page 4	Added a part number MC9328MX21CJM and a footnote.	

Table 48. Document Revision History

How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Preescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-521-6274 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9328MX21 Rev. 3.4 07/2010

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. ARM, Multi-ICE, and the ARM Powered logo are registered trademarks of ARM Limited. ARM926EJ-S is a trademark of ARM Limited. All other product or service names are the property of their respective owners

© Freescale Semiconductor Inc. 2005–2008 All rights reserved

