



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SCI, SPI, SSI, USB OTG
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	80
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 17x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51135adfp-3a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 1.1 How to Read the Product Part No., Memory Capacity, and Package Type



Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC, TMR)	Communication (SCIe, SCIf, RSPI, RIIC, USB, SSI)	LCD, Touch	Others
1		PJ0				DA0
2		P27	MTIOC2B/TMCI3	SCK1/SCK12/RXD6/SMISO6/ SSCL6		IRQ3/CMPA2/ CACREF/ ADTRG0#
3		P26	MTIOC2A/TMO1	TXD1/SMOSI1/SSDA1/ USB0_VBUSEN/TXD6/SMOSI6/ SSDA6		
4		P30	MTIOC4B/POE8#/TMRI3	RXD1/SMISO1/SSCL1	CAPH	IRQ0
5		P31	MTIOC4D/TMCI2	CTS1#/RTS1#/SS1#	CAPL	IRQ1
6	MD					FINED
7	RES#					
8	XCOUT					
9	XCIN	PH7				
10	UPSEL	P35				NMI
11	XTAL					
12	EXTAL					
13	VCL					
14	VSS					
15	VCC					
16		P32	MTIOC0C/RTCOUT/ TMO3	TXD6/SMOSI6/SSDA6/CTS6#/ RTS6#/SS6#		IRQ2
17		P17	MTIOC0C/MTIOC3A/ MTIOC3B/POE8#/TMO1	SCK1/MISOA/SDA0/RXD12/ RXDX12/SMISO12/SSCL12		IRQ7
18		P16	MTIOC3C/MTIOC3D/ RTCOUT/TMO2	TXD1/SMOSI1/SSDA1/MOSIA/ SCL0/USB0_VBUS/ USB0_VBUSEN/USB0_OVRCURB		IRQ6/ADTRG0#
19		P15	MTIOC0B/MTCLKB/ TMCl2	RXD1/SMISO1/SSCL1/RSPCKA		IRQ5/CLKOUT/ CACREF
20	UB#	P14	MTIOC0A/MTIOC3A/ MTCLKA/TMRI2	CTS1#/RTS1#/SS1#/SSLA0/ TXD12/TXDX12/SIOX12/SMOSI12/ SSDA12/USB0_OVRCURA		IRQ4
21	VCC_USB					
22				USB0_DM		
23				USB0_DP		
24	VSS_USB					
25		P55	MTIOC4D/TMO3		VL1	
26		P54	MTIOC4B/TMCI1		VL2	
27		PC7	MTIOC3A/MTCLKB/ TMO2	TXD1/SMOSI1/SSDA1/MISOA/ TXD8/SMOSI8/SSDA8/ USB0_OVRCURB	VL3	CACREF
28		PC6	MTIOC3C/MTCLKA/ TMCl2	RXD1/SMISO1/SSCL1/MOSIA/ RXD8/SMISO8/SSCL8/ USB0_EXICEN	VL4	
29		PC5	MTIOC3B/MTCLKD/ TMRI2	SCK1/RSPCKA/SCK8/USB0_ID	COM0	
30		PC4	MTIOC3D/MTCLKC/ POE0#/TMCI1	SSLA0/CTS8#/RTS8#/SS8#/SCK5/ USB0_VBUSEN/USB0_VBUS *1	COM1	IRQ2/CLKOUT
31		PC3	MTIOC4D	TXD5/SMOSI5/SSDA5/IRTXD5	COM2	
32		PC2	MTIOC4B	RXD5/SMISO5/SSCL5/SSLA3/ IRRXD5	COM3	

Table 47	List of Ding and Din Functions (C4 Din LEOED) (4(2)
Table 1.7	List of Pins and Pin Functions (64-Pin LFQFP) (1/2)



Table 4.1	List of I/O Registers (Address Order) (11/23)
-----------	---

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Acces States
0008 8722h	MTU0	Timer General Register F	TGRF	16	16	2 or 3 PCLKB
0008 8724h	MTU0	Timer Interrupt Enable Register 2	TIER2	8	8	2 or 3 PCLKB
0008 8726h	MTU0	Timer Buffer Operation Transfer Mode Register	TBTM	8	8	2 or 3 PCLKB
0008 8780h	MTU1	Timer Control Register	TCR	8	8	2 or 3 PCLKB
0008 8781h	MTU1	Timer Mode Register	TMDR	8	8	2 or 3 PCLKB
0008 8782h	MTU1	Timer I/O Control Register	TIOR	8	8	2 or 3 PCLKB
0008 8784h	MTU1	Timer Interrupt Enable Register	TIER	8	8	2 or 3 PCLKB
0008 8785h	MTU1	Timer Status Register	TSR	8	8	2 or 3 PCLKB
0008 8786h	MTU1	Timer Counter	TCNT	16	16	2 or 3 PCLKB
0008 8788h	MTU1	Timer General Register A	TGRA	16	16	2 or 3 PCLKB
008 878Ah	MTU1	Timer General Register B	TGRB	16	16	2 or 3 PCLKB
0008 8790h	MTU1	Timer Input Capture Control Register	TICCR	8	8	2 or 3 PCLKB
0008 8800h	MTU2	Timer Control Register	TCR	8	8	2 or 3 PCLKB
0008 8801h	MTU2	Timer Mode Register	TMDR	8	8	2 or 3 PCLKB
0008 8802h	MTU2	Timer I/O Control Register	TIOR	8	8	2 or 3 PCLKB
008 8804h	MTU2	Timer Interrupt Enable Register	TIER	8	8	2 or 3 PCLKB
008 8805h	MTU2	Timer Status Register	TSR	8	8	2 or 3 PCLKB
008 8806h	MTU2	Timer Counter	TCNT	16	16	2 or 3 PCLKB
008 8808h	MTU2	Timer General Register A	TGRA	16	16	2 or 3 PCLKB
008 880Ah	MTU2	Timer General Register B	TGRB	16	16	2 or 3 PCLKB
008 8880h	MTU5	Timer Counter U	TCNTU	16	16	2 or 3 PCLKB
008 8882h	MTU5		TGRU	16	16	2 or 3 PCLKB
		Timer General Register U				
008 8884h	MTU5	Timer Control Register U	TCRU	8	8	2 or 3 PCLKB
008 8886h	MTU5	Timer I/O Control Register U	TIORU	8	8	2 or 3 PCLKB
008 8890h	MTU5	Timer Counter V	TCNTV	16	16	2 or 3 PCLKB
008 8892h	MTU5	Timer General Register V	TGRV	16	16	2 or 3 PCLKB
008 8894h	MTU5	Timer Control Register V	TCRV	8	8	2 or 3 PCLKB
008 8896h	MTU5	Timer I/O Control Register V	TIORV	8	8	2 or 3 PCLKB
008 88A0h	MTU5	Timer Counter W	TCNTW	16	16	2 or 3 PCLKB
008 88A2h	MTU5	Timer General Register W	TGRW	16	16	2 or 3 PCLKB
008 88A4h	MTU5	Timer Control Register W	TCRW	8	8	2 or 3 PCLKB
008 88A6h	MTU5	Timer I/O Control Register W	TIORW	8	8	2 or 3 PCLKB
008 88B2h	MTU5	Timer Interrupt Enable Register	TIER	8	8	2 or 3 PCLKB
008 88B4h	MTU5	Timer Start Register	TSTR	8	8	2 or 3 PCLKB
008 88B6h	MTU5	Timer Compare Match Clear Register	TCNTCMPCLR	8	8	2 or 3 PCLKB
008 8900h	POE	Input Level Control/Status Register 1	ICSR1	16	8, 16	2 or 3 PCLKB
008 8902h	POE	Output Level Control/Status Register 1	OCSR1	16	8, 16	2 or 3 PCLKB
008 8908h	POE	Input Level Control/Status Register 2	ICSR2	16	8, 16	2 or 3 PCLKB
008 890Ah	POE	Software Port Output Enable Register	SPOER	8	8	2 or 3 PCLKB
008 890Bh	POE	Port Output Enable Control Register 1	POECR1	8	8	2 or 3 PCLKB
008 890Ch	POE	Port Output Enable Control Register 2	POECR2	8	8	2 or 3 PCLKB
008 890Eh	POE	Input Level Control/Status Register 3	ICSR3	16	8, 16	2 or 3 PCLKB
008 9000h	S12AD	A/D Control Register	ADCSR	16	16	2 or 3 PCLKB
008 9004h	S12AD	A/D Channel Select Register A	ADANSA	16	16	2 or 3 PCLKB
008 9006h	S12AD	A/D Channel Select Register A1	ADANSA1	16	16	2 or 3 PCLKB
008 9008h	S12AD	A/D-Converted Value Addition Mode Select Register	ADADS	16	16	2 or 3 PCLKB
008 900Ah	S12AD	A/D-Converted Value Addition Mode Select Register 1	ADADS1	16	16	2 or 3 PCLKB
008 900Ch	S12AD	A/D-Converted Value Addition Count Select Register	ADADC	8	8	2 or 3 PCLKB
008 900Eh	S12AD	A/D Control Extended Register	ADCER	16	16	2 or 3 PCLKB
008 9010h	S12AD	A/D Start Trigger Select Register	ADSTRGR	16	16	2 or 3 PCLKB
008 9012h	S12AD	A/D Converted Extended Input Control Register	ADEXICR	16	16	2 or 3 PCLKB
000 00 1211	51210	Somonou Extended input Control (register	, DEMON	10	10	2 or 3 PCLKB



Table 4.1	List of I/O Registers (Address Order) (16/23)
-----------	---

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States
0008 B331h	SCI12	Timer Mode Register	TMR	8	8	2 or 3 PCLKB
0008 B332h	SCI12	Timer Prescaler Register	TPRE	8	8	2 or 3 PCLKB
0008 B333h	SCI12	Timer Count Register	TCNT	8	8	2 or 3 PCLKB
0008 C000h	PORT0	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C001h	PORT1	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C002h	PORT2	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C003h	PORT3	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C004h	PORT4	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C005h	PORT5	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C009h	PORT9	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C00Ah	PORTA	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C00Bh	PORTB	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C00Ch	PORTC	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C00Dh	PORTD	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C00Eh	PORTE	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C00Fh	PORTE	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C012h	PORTJ		PDR	8	8	2 or 3 PCLKB
0008 C012h	PORT0	Port Direction Register	PODR	8	8	2 or 3 PCLKB
0008 C0201		Port Output Data Register				
	PORT1	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C022h	PORT2	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C023h	PORT3	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C024h	PORT4	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C025h	PORT5	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C029h	PORT9	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C02Ah	PORTA	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C02Bh	PORTB	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C02Ch	PORTC	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C02Dh	PORTD	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C02Eh	PORTE	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C02Fh	PORTF	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C032h	PORTJ	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C040h	PORT0	Port Input Data Register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing
0008 C041h	PORT1	Port Input Data Register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing
0008 C042h	PORT2	Port Input Data Register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing
0008 C043h	PORT3	Port Input Data Register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing
0008 C044h	PORT4	Port Input Data Register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing
0008 C045h	PORT5	Port Input Data Register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing
0008 C049h	PORT9	Port Input Data Register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing
0008 C04Ah	PORTA	Port Input Data Register	PIDR	8	8	3 or 4 PCLKB cycles when reading, 2 or 3 PCLKB cycles when writing



## 5.2 DC Characteristics

#### Table 5.3DC Characteristics (1)

Conditions:  $2.7 \text{ V} \le \text{VCC} = \text{VCC}_{\text{USB}} \le 3.6 \text{ V}, 2.7 \text{ V} \le \text{AVCCO} \le 3.6 \text{ V}, \text{VSS} = \text{AVSSO} = \text{VSS}_{\text{USB}} = 0 \text{ V}, \text{ T}_{a} = -40 \text{ to } +105^{\circ}\text{C}$ 

	Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	RIIC input pin (except for SMBus, 5 V tolerant)	V <sub>IH</sub>	VCC × 0.7	_	5.8	V	
	Ports P16, P17, port PA6, port PB0 (5 V tolerant)		VCC × 0.8	_	5.8		
	Ports P02, P04, P07, ports P10 to P15, ports P20 to P27, ports P30 to P32, P35, ports P50 to P56, ports PA0 to PA5, PA7, ports PB1 to PB7, ports PC0 to PC7, ports PD0 to PD4, ports PE0 to PE7, ports PF6, PF7, ports PH7, ports PJ0*1, PJ2*1, PJ3, RES#		VCC × 0.8		VCC + 0.3		
	RIIC input pin (except for SMBus)	V <sub>IL</sub>	-0.3	_	VCC × 0.3		
	Other than RIIC input pin		-0.3	_	VCC × 0.2		
	RIIC input pin (except for SMBus)	$\Delta V_T$	VCC × 0.05		-		
	Other than RIIC input pin		VCC × 0.1		_		
Input voltage	MD	V <sub>IH</sub>	VCC × 0.9	-	VCC + 0.3	V	
(except for Schmitt trigger	XTAL (external clock input)		VCC × 0.8	_	VCC + 0.3		
input pins)	Ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7		AVCC0 × 0.7	_	AVCC0 + 0.3		
	RIIC input pin (SMBus)		2.1		VCC + 0.3		
	MD	V <sub>IL</sub>	-0.3	—	VCC × 0.1		
	XTAL (external clock input)		-0.3	_	VCC × 0.2		
	Ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7		-0.3	_	AVCC0 × 0.3		
	RIIC input pin (SMBus)		-0.3	_	0.8		

Note 1. There are restrictions on AVCC0 and VCC depending on the usage conditions for the 12-bit D/A converter and I/O ports. When using ports PJ0 and PJ2 multiplexed with DA0 and DA1 as general I/O ports, make sure that VCC ≤ AVCC0.



#### Table 5.4DC Characteristics (2)

Conditions: 1.8 V  $\leq$  VCC = VCC\_USB < 2.7 V, 1.8 V  $\leq$  AVCC0 < 2.7 V, VSS = AVSS0 = VSS\_USB = 0 V, T<sub>a</sub> = -40 to +105°C

	Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	Ports P16, P17, port PA6, port PB0 (5 V tolerant)	V <sub>IH</sub>	VCC × 0.8	—	5.8	V	
	Ports P02, P04, P07, ports P10 to P15, ports P20 to P27, ports P30 to P32, P35, ports P50 to P56, ports PA0 to PA5, PA7 ports PB1 to PB7, ports PC0 to PC7, ports PD0 to PD4, ports PE0 to PE7, ports PF6, PF7, port PH7, ports PJ0*1, PJ2*1, PJ3, RES#		VCC × 0.8	_	VCC + 0.3		
	All pins	V <sub>IL</sub>	-0.3		VCC × 0.2		
	All pins	ΔV <sub>T</sub>	VCC × 0.01	_	—		
Input voltage	MD	V <sub>IH</sub>	VCC × 0.9	_	VCC + 0.3	V	
(except for Schmitt trigger	XTAL (external clock input)		VCC × 0.8	_	VCC + 0.3		
input pins)	Ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7		AVCC0 × 0.7	_	AVCC0 + 0.3		
	MD	V <sub>IL</sub>	-0.3	_	VCC × 0.1		
	XTAL (external clock input)	1	-0.3	—	VCC × 0.2		
	Ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7		-0.3	_	AVCC0 × 0.3		

Note 1. There are restrictions on AVCC0 and VCC depending on the usage conditions for the 12-bit D/A converter and I/O ports. When using ports PJ0 and PJ2 multiplexed with DA0 and DA1 as general I/O ports, make sure that VCC ≤ AVCC0.

### Table 5.5DC Characteristics (3)

Conditions:  $1.8 \text{ V} \le \text{VCC} = \text{VCC}_{USB} \le 3.6 \text{ V}, 1.8 \text{ V} \le \text{AVCC0} \le 3.6 \text{ V}, \text{VSS} = \text{AVSS0} = \text{VSS}_{USB} = 0 \text{ V}, \text{T}_a = -40 \text{ to } +105^{\circ}\text{C}$ 

	Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input leakage current	RES#, MD, port P35, port PH7	I <sub>in</sub>	_	—	1.0	μA	V <sub>in</sub> = 0 V, VCC
Three-state leakage current (off-state)	Ports for 5 V tolerant	I <sub>TSI</sub>	_	—	1.0	μA	V <sub>in</sub> = 0 V, 5.8 V
	Pins other than above		_	—	1.0		V <sub>in</sub> = 0 V, VCC
Input capacitance	All input pins (except for port P16, port P35, USB0_DM, USB0_DP)	C <sub>in</sub>	—	—	15	pF	$V_{in} = 0 V$ Frequency: 1 MHz $T_a = 25^{\circ}C$
	Port P16, port P35, USB0_DM, USB0_DP			_	30		

#### Table 5.6DC Characteristics (4)

 $Conditions: \quad 1.8 \text{ V} \leq \text{VCC} = \text{VCC}_{USB} \leq 3.6 \text{ V}, \ 1.8 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}, \ \text{VSS} = \text{AVSS0} = \text{VSS}_{USB} = 0 \text{ V}, \ \text{T}_{a} = -40 \text{ to } +105^{\circ}\text{C}$ 

	Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input pull-up resistor	All ports (except for ports P35, PH7)	R <sub>U</sub>	10	20	100	kΩ	V <sub>in</sub> = 0 V



#### Table 5.14 DC Characteristics (12)

Conditions: 1.8 V  $\leq$  VCC = VCC\_USB  $\leq$  3.6 V, 1.8 V  $\leq$  AVCC0  $\leq$  3.6 V, VSS = AVSS0 = VSS\_USB = 0 V, T<sub>a</sub> = -40 to +105°C

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Permissible error of VCL pin external capacitance	C <sub>VCL</sub>	1.4	4.7	7.0	μF	

Note: The recommended capacitance is 4.7 µF. Variations in connected capacitors should be within the above range.

#### Table 5.15 Permissible Output Currents (1)

Conditions:  $1.8 \text{ V} \le \text{VCC} = \text{VCC}_{\text{USB}} \le 3.6 \text{ V}$ ,  $1.8 \text{ V} \le \text{AVCC0} \le 3.6 \text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS}_{\text{USB}} = 0 \text{ V}$ ,  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (D version)

	Item	Symbol	Max.	Unit
Permissible output low current	Ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7	I <sub>OL</sub>	0.4	mA
(average value per pin)	Ports other than above		8.0	
Permissible output low current	Ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7		0.4	
(maximum value per pin)	Ports other than above		8.0	
Permissible output low current	Total of ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7	$\Sigma I_{OL}$	2.4	
	Total of ports P02, P04, P07, P20 to P27, P30, P31, PJ0, PJ2, PJ3		30	
	Total of ports P10 to P17, port P32, ports P50 to P56, ports PB0 to PB7, ports PC0 to PC7		30	
	Total of ports PA0 to PA7, ports PD0 to PD4, ports PE0 to PE7, ports PF6, PF7		30	
	Total of all output pins		60	
Permissible output high current	Ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7	I <sub>OH</sub>	-0.1	
(average value per pin)	Ports other than above		-4.0	
Permissible output high current	Ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7		-0.1	
(maximum value per pin)	Ports other than above		-4.0	
Permissible output high current	Total of ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7	$\Sigma I_{OH}$	-0.6	
	Total of ports P02, P04, P07, P20 to P27, P30, P31, PJ0, PJ2, PJ3		-10	
	Total of ports P10 to P17, port P32, ports P50 to P56, ports PB0 to PB7, ports PC0 to PC7		-15	
	Total of ports PA0 to PA7, ports PD0 to PD4, ports PE0 to PE7, ports PF6, PF7		-15	
	Total of all output pins		-40	

Note: Do not exceed the permissible total supply current.






Figure 5.16 V<sub>OH</sub>/V<sub>OL</sub> and I<sub>OH</sub>/I<sub>OL</sub> Temperature Characteristics of Ports P40 to P44, P46, Ports P90 to P92, Ports PJ6, PJ7 at VCC = 2.7 V (Reference Data)




Figure 5.17 V<sub>OH</sub>/V<sub>OL</sub> and I<sub>OH</sub>/I<sub>OL</sub> Temperature Characteristics of Ports P40 to P44, P46, Ports P90 to P92, Ports PJ6, PJ7 at VCC = 3.3 V (Reference Data)

RENESAS

## 5.3 AC Characteristics

## 5.3.1 Clock Timing

#### Table 5.19 Operation Frequency Value (High-Speed Operating Mode)

Conditions:  $1.8 \text{ V} \le \text{VCC} = \text{VCC}_{\text{USB}} \le 3.6 \text{ V}, 1.8 \text{ V} \le \text{AVCC0} \le 3.6 \text{ V}, \text{VSS} = \text{AVSS0} = \text{VSS}_{\text{USB}} = 0 \text{ V}, \text{T}_{a} = -40 \text{ to } +105^{\circ}\text{C}$ 

			VCC					
Item		Symbol	1.8 to 2.4 V	2.4 to 2.7 V	2.7 to 3.6 V	When USB in Use <sup>*4</sup>	Unit	
Maximum	System clock (ICLK)	f <sub>max</sub>	8	16	32	32	MHz	
operating frequency	FlashIF clock (FCLK)*1, *2	-	8	16	32	32		
noquonoy	Peripheral module clock (PCLKB)		8	16	32	32		
	Peripheral module clock (PCLKD)*3		8	16	32	32		
	USB clock (UCLK)	f <sub>usb</sub>	—	—	—	48		

Note 1. The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of FCLK should be ±3.5%. Confirm the frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the A/D converter is in use.

Note 4. The VCC\_USB range is 3.0 to 3.6 V when the USB clock is in use.

#### Table 5.20 Operation Frequency Value (Middle-Speed Operating Mode)

Conditions:  $1.8 \text{ V} \le \text{VCC} = \text{VCC}_{USB} \le 3.6 \text{ V}, 1.8 \text{ V} \le \text{AVCC0} \le 3.6 \text{ V}, \text{VSS} = \text{AVSS0} = \text{VSS}_{USB} = 0 \text{ V}, \text{T}_a = -40 \text{ to } +105^{\circ}\text{C}$ 

ltem			VCC				
		Symbol	1.8 to 2.4 V	2.4 to 2.7 V	2.7 to 3.6 V	When USB in Use*4	Unit
Maximum	System clock (ICLK)	f <sub>max</sub>	8	12	12	12	MHz
operating frequency	FlashIF clock (FCLK)*1, *2		8	12	12	12	
	Peripheral module clock (PCLKB)		8	12	12	12	
	Peripheral module clock (PCLKD)*3		8	12	12	12	
	USB clock (UCLK)	f <sub>usb</sub>	—	—	_	48	

Note 1. The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of FCLK should be  $\pm 3.5\%$ .

Note 3. The lower-limit frequency of PCLKD is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the A/D converter is in use.

Note 4. The VCC\_USB range is 3.0 to 3.6 V when the USB clock is in use.

#### Table 5.21 Operation Frequency Value (Low-Speed Operating Mode)

Conditions:  $1.8 \text{ V} \le \text{VCC} = \text{VCC}_{\text{USB}} \le 3.6 \text{ V}, 1.8 \text{ V} \le \text{AVCC0} \le 3.6 \text{ V}, \text{VSS} = \text{AVSS0} = \text{VSS}_{\text{USB}} = 0 \text{ V}, \text{T}_{a} = -40 \text{ to } +105^{\circ}\text{C}$ 

ltem		Symbol	VCC				
		Symbol	1.8 to 2.4 V	2.4 to 2.7 V	2.7 to 3.6 V	- Unit	
Maximum	System clock (ICLK)	f <sub>max</sub>			kHz		
operating frequency	FlashIF clock (FCLK)*1						
	Peripheral module clock (PCLKB)		32.768				
	Peripheral module clock (PCLKD)*2	1		32.768		1	

Note 1. Programming and erasing the flash memory is impossible.

Note 2. The A/D converter cannot be used.



### Table 5.33 Timing of On-Chip Peripheral Modules (4)


Conditions: 2.7 V ≤ VCC = VCC\_USB ≤ 3.6 V, 2.7 V ≤ AVCC0 ≤ 3.6 V, VSS = AVSS0 = VSS\_USB = 0 V, fPCLKB ≤ 32 MHz,  $T_a = -40 \text{ to } +105^{\circ}\text{C}$ 

	ltem	Symbol	Min.*1	Max.	Unit	Test Conditions
RIIC	SCL0 input cycle time	t <sub>SCL</sub>	6 (12) × t <sub>IICcyc</sub> + 1300	—	ns	Figure 5.49
(Standard mode, SMBus)	SCL0 input high pulse width	t <sub>SCLH</sub>	3 (6) × t <sub>IICcyc</sub> + 300	—	ns	
embac)	SCL0 input low pulse width		3 (6) × t <sub>IICcyc</sub> + 300	—	ns	
	SCL0, SDA0 input rise time	t <sub>Sr</sub>	_	1000	ns	
	SCL0, SDA0 input fall time	t <sub>Sf</sub>	_	300	ns	
	SCL0, SDA0 input spike pulse removal time	t <sub>SP</sub>	0	1 (4) × t <sub>IICcyc</sub>	ns	
	SDA0 input bus free time	t <sub>BUF</sub>	3 (6) × t <sub>IICcyc</sub> + 300	—	ns	
	START condition input hold time	t <sub>STAH</sub>	t <sub>IICcyc</sub> + 300	—	ns	
	Repeated START condition input setup time	t <sub>STAS</sub>	1000	—	ns	
	STOP condition input setup time	t <sub>STOS</sub>	1000	—	ns	
	Data input setup time	t <sub>SDAS</sub>	t <sub>IICcyc</sub> + 50	—	ns	
	Data input hold time	t <sub>SDAH</sub>	0	—	ns	
	SCL0, SDA0 capacitive load	Cb	_	400	pF	
RIIC	SCL0 input cycle time	t <sub>SCL</sub>	6 (12) × $t_{IICcyc}$ + 600	_	ns	Figure 5.49
(Fast mode)	SCL0 input high pulse width	t <sub>SCLH</sub>	3 (6) × t <sub>IICcyc</sub> + 300	_	ns	
	SCL0 input low pulse width	t <sub>SCLL</sub>	3 (6) × t <sub>IICcyc</sub> + 300	_	ns	
	SCL0, SDA0 input rise time	t <sub>Sr</sub>	*2	300	ns	
	SCL0, SDA0 input fall time	t <sub>Sf</sub>	*2	300	ns	
	SCL0, SDA0 input spike pulse removal time	t <sub>SP</sub>	0	1 (4) × t <sub>IICcyc</sub>	ns	
	SDA0 input bus free time	t <sub>BUF</sub>	3 (6) × t <sub>IICcyc</sub> + 300	—	ns	
	START condition input hold time	t <sub>STAH</sub>	t <sub>IICcyc</sub> + 300	—	ns	
	Repeated START condition input setup time	t <sub>STAS</sub>	300	—	ns	
	STOP condition input setup time	t <sub>STOS</sub>	300	—	ns	
	Data input setup time	t <sub>SDAS</sub>	t <sub>IICcyc</sub> + 50	—	ns	
	Data input hold time	t <sub>SDAH</sub>	0	—	ns	
	SCL0, SDA0 capacitive load	Cb	—	400	pF	1


Note:  $t_{IICcyc}$ : RIIC internal reference count clock (IIC $\phi$ ) cycle Note 1. The value in parentheses is used when the ICMR3.NF[1:0] bits are set to 11b while a digital filter is enabled with the ICFER.NFE bit = 1.

Note 2. The minimum tsr and tsf specifications for fast mode are not set.









## Figure 5.38 SCK Clock Input Timing




Figure 5.39 SCI Input/Output Timing: Clock Synchronous Mode




Figure 5.52 Transmission/Reception Timing (Synchronized with SSISCKn Falling Edge)




Figure 5.53 SSIDATA Output Delay After SSIWSn Changing Edge






Figure 5.56 AVCC0 to AVREFH0 Voltage Range






Figure 5.64 Voltage Detection Circuit Timing (V<sub>det1</sub>)




Figure 5.65 Voltage Detection Circuit Timing (V<sub>det2</sub>)



#### Table 5.62 ROM (Flash Memory for Code Storage) Characteristics (3)

Middle-speed operating mode Conditions: 1.8 V ≤ VCC ≤ 3.6 V, 1.8 V ≤ AVCC0 ≤ 3.6 V, VSS = AVSS0 = VSS\_USB = 0 V Temperature range for the programming/erasure operation:  $T_a = -40$  to +85°C

Item		Symbol	FCLK = 1 MHz			FCLK = 8 MHz			Unit
		Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Offic
Programming time	4-byte	t <sub>P4</sub>		143	1330	_	96.8	932	μs
Erasure time	1-Kbyte	t <sub>E1K</sub>		8.3	269		5.85	219	ms
	256-Kbyte	t <sub>E256K</sub>	_	407	928	—	93	520	ms
Blank check time	4-byte	t <sub>BC4</sub>		—	78		—	50	μs
	1-Kbyte	t <sub>BC1K</sub>	_	—	1.61	—	—	0.369	ms
Erase operation forcib	le stop time	t <sub>SED</sub>	_	—	33.6	—	—	25.6	μs
Start-up area switching	Start-up area switching setting time		_	13.2	549	—	7.6	445	ms
Access window time		t <sub>AWS</sub>	_	13.2	549	—	7.6	445	ms
ROM mode transition wait time 1		t <sub>DIS</sub>	2	—	—	2	—	—	μs
ROM mode transition wait time 2		t <sub>MS</sub>	3	_	_	3		_	μs

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software. The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set. The frequency accuracy of FCLK should be ±3.5%. Confirm the frequency accuracy of the clock source. Note:

Note:



# Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings has been displayed in "Packages" on Renesas Electronics Corporation website.




Figure A 100-Pin LFQFP (PLQP0100KB-A)






Figure C 64-Pin LFQFP (PLQP0064KB-A)



## **REVISION HISTORY**

## **RX113 Group Datasheet**

Classifications

- Items with Technical Update document number: Changes according to the corresponding issued Technical Update

- Items without Technical Update document number: Minor changes that do not require Technical Update to be issued

Rev. Date			Description	Classification
itev.	Date	Page	Summary	Classification
1.02	Dec 01, 2014	_	First edition, issued	
1.10	Mar 31, 2016	1. Overview		
		16 to 23	Table 1.5 to 1.7 Note 2 regarding I/O power source is AVCC0 for the ports (P4, P9, PJ6, and P7), added	
		5. Electrical 0	Characteristics	
		53	Table 5.1 Absolute Maximum Ratings, Analog power supply voltage added	TN-RX*-A149A/E
		54	Table 5.2 Recommended Operating Conditions, VREFH0 / VREFH / AVCC0 / VREFL added	TN-RX*-A149A/E
		60	Table 5.8 DC Characteristics (6), Increment for LPT operation and Increment for IWDT operation added	TN-RX*-A149A/E
		62	Table 5.9 DC Characteristics (7) added	TN-RX*-A136A/E
		62, 63	Table 5.10 DC Characteristics (8), LDV1,2 and CTSU operating current added	TN-RX*-A149A/E
		65, 66	Table 5.15 Permissible Output Currents is divided into D version and G version	TN-RX*-A136A/E
		105	Table 5.43 D/A Conversion Characteristics (1), Output voltage range added	
		119	Table 5.61 ROM (Flash Memory for Code Storage) Characteristics (2),           Erasure time - 256-Kbyte added	TN-RX*-A132A/E
		120	Table 5.62 ROM (Flash Memory for Code Storage) Characteristics (3), Temperature range for the programming/erasure operation changed and Erasure time - 256-Kbyte added	TN-RX*-A132A/E
		121	Table 5.64 E2 DataFlash Characteristics (2), Low speed FCLK changed and Erasure time - 8-Kbyte added	TN-RX*-A132A/E
		121	Table 5.65 E2 DataFlash Characteristics (3),         Temperature range for the programming/erasure operation changed,         Low speed FCLK changed         and Erasure time - 8-Kbyte added	TN-RX*-A132A/E
		122 to 124	5.15 Usage Notes added	



#### General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- <sup>3</sup>⁄<sub>4</sub> The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- <sup>3</sup>⁄<sub>4</sub> The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- <sup>3</sup>⁄<sub>4</sub> The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

<sup>3</sup>⁄<sub>4</sub> The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits software or information 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product. 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics. 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or

- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applicables on use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information.

# RENESAS

#### SALES OFFICES

# Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 **Renesas Electronics Europe Limited** Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tei: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Non-case Lectronics nong roug Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +55-621 3-0200, Fax: +65-6213-0300 t 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207. Block B. Menara Amcorp. Amco Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

#### Notice