



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SCI, SPI, SSI, USB OTG
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	44
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51136adfm-30">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51136adfm-30</a>

## 1.2 List of Products


Table 1.3 is a list of products, and Figure 1.1 shows how to read the product part no., memory capacity, and package type.

**Table 1.3 List of Products**

Group	Part No.	Orderable Part No.	Package	ROM Capacity	RAM Capacity	E2 DataFlash	Maximum Operating Frequency	Operating Temperature
RX113	R5F51138ADFP	R5F51138ADFP#3A	PLQP0100KB-A	512 Kbytes	64 Kbytes	8 Kbytes	32MHz	-40 to +85°C
	R5F51138ADFM	R5F51138ADFM#3A	PLQP0064KB-A					
	R5F51138ADLJ	R5F51138ADLJ#2A	PTLG0100JA-A					
	R5F51137ADFP	R5F51137ADFP#3A	PLQP0100KB-A	384 Kbytes				
	R5F51137ADFM	R5F51137ADFM#3A	PLQP0064KB-A					
	R5F51137ADLJ	R5F51137ADLJ#2A	PTLG0100JA-A					
	R5F51136ADFP	R5F51136ADFP#3A	PLQP0100KB-A	256 Kbytes	32 Kbytes			
	R5F51136ADFM	R5F51136ADFM#3A	PLQP0064KB-A					
	R5F51136ADLJ	R5F51136ADLJ#2A	PTLG0100JA-A					
	R5F51135ADFP	R5F51135ADFP#3A	PLQP0100KB-A	128 Kbytes				
	R5F51135ADFM	R5F51135ADFM#3A	PLQP0064KB-A					
	R5F51135ADLJ	R5F51135ADLJ#2A	PTLG0100JA-A					
	R5F51138AGFP	R5F51138AGFP#3A	PLQP0100KB-A	512 Kbytes	64 Kbytes			-40 to +105°C
	R5F51138AGFM	R5F51138AGFM#3A	PLQP0064KB-A					
	R5F51137AGFP	R5F51137AGFP#3A	PLQP0100KB-A					
	R5F51137AGFM	R5F51137AGFM#3A	PLQP0064KB-A	384 Kbytes				
	R5F51136AGFP	R5F51136AGFP#3A	PLQP0100KB-A					
	R5F51136AGFM	R5F51136AGFM#3A	PLQP0064KB-A					
R5F51135AGFP	R5F51135AGFP#3A	PLQP0100KB-A	256 Kbytes	32 Kbytes				
R5F51135AGFM	R5F51135AGFM#3A	PLQP0064KB-A						
R5F51135AGFP	R5F51135AGFP#3A	PLQP0100KB-A						
R5F51135AGFM	R5F51135AGFM#3A	PLQP0064KB-A	128 Kbytes					

### 1.5 Pin Assignments

Figure 1.3 to Figure 1.5 show the pin assignments. Table 1.5 to Table 1.7 show the lists of pins and pin functions.



**Figure 1.3 Pin Assignments of the 100-Pin LFQFP**

**Table 1.5 List of Pins and Pin Functions (100-Pin LQFP) (1/3)**

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC, TMR)	Communication (SCIE, SCIf, RSPI, RIIC, USB, SSI)	LCD, Touch	Others
1		P04	MTIOC0A/POE2#/TMC13	SCK6	TS1	
2		PJ0				DA0
3		P02	MTIOC0D/POE3#/TMR13	RXD6/SMISO6/SSCL6	TS2	
4		PJ3	MTIOC3C	CTS6#/RTS6#/SS6#	TS3	
5		P25	MTIOC4C/MTCLKB		TS4	ADTRG0#
6		P24	MTIOC4A/MTCLKA/TMR11		TS5	
7		P23	MTIOC3D/MTCLKD	CTS0#/RTS0#/SS0#	TS6	
8		P22	MTIOC3B/MTCLKC/TMO0	SCK0	TS7	
9		P21	MTIOC1B/TMC10	RXD0/SMISO0/SSCL0	TS8	
10		P20	MTIOC1A/TMR10	TXD0/SMOSI0/SSDA0	TS9	
11		P27	MTIOC2B/TMC13	SCK12/SCK1/RXD6/SMISO6/SSCL6	TS10	IRQ3/ADTRG0#/CACREF/CMPA2
12		P26	MTIOC2A/TMO1	TXD1/SMOSI1/SSDA1/USB0_VBUSEN/TXD6/SMOSI6/SSDA6	TSCAP	
13		P30	MTIOC4B/POE8#/TMR13	RXD1/SMISO1/SSCL1	CAPH	IRQ0
14		P31	MTIOC4D/TMC12	CTS1#/RTS1#/SS1#	CAPL	IRQ1
15	MD					FINED
16	RES#					
17	XCOUT					
18	XCIN	PH7				
19	UPSEL	P35				NMI
20	XTAL					
21	EXTAL					
22	VCL					
23	VSS					
24	VDD					
25		P32	MTIOC0C/RTCOUT/TMO3	TXD6/SMOSI6/SSDA6/CTS6#/RTS6#/SS6#	TS11	IRQ2
26		P17	MTIOC0C/MTIOC3A/MTIOC3B/POE8#/TMO1	SCK1/MISOA/SDA0/RXD12/RXDX12/SMISO12/SSCL12		IRQ7
27		P16	MTIOC3C/MTIOC3D/RTCOUT/TMO2	TXD1/SMOSI1/SSDA1/MOSIA/SCL0/USB0_VBUS/USB0_VBUSEN/USB0_OVRCURB		IRQ6/ADTRG0#
28		P15	MTIOC0B/MTCLKB/TMC12	RXD1/SMISO1/SSCL1/RSPCKA		IRQ5/CLKOUT/CACREF
29	UB#	P14	MTIOC0A/MTIOC3A/MTCLKA/TMR12	CTS1#/RTS1#/SS1#/SSLA0/TXD12/TXDX12/SIOX12/SMOSI12/SSDA12/USB0_OVRCURA		IRQ4
30	VCC_USB					
31				USB0_DM		
32				USB0_DP		
33	VSS_USB					
34		P13	MTIOC0B/TMO3	CTS12#/RTS12#/SS12#/CTS0#/RTS0#/SS0#	SEG00	IRQ3
35		P12	TMC11	SCK12/SCK0	SEG01	IRQ2

- Longword-size I/O registers

```
MOV.L #SFR_ADDR, R1
MOV.L #SFR_DATA, [R1]
CMP [R1].L, R1
;; Next process
```

When executing an instruction after writing to multiple registers, only read the last I/O register written to and execute the instruction using that value; it is not necessary to execute the instruction using the values written to all the registers.

### (3) Number of cycles necessary for accessing I/O registers

See Table 4.1 for details on the number of clock cycles necessary for accessing I/O registers.

The number of access cycles to I/O registers is obtained by following equation.\*1

$$\begin{aligned} \text{Number of access cycles to I/O registers} = & \text{Number of bus cycles for internal main bus 1} + \\ & \text{Number of divided clock synchronization cycles} + \\ & \text{Number of bus cycles for internal peripheral buses 1 to 6} \end{aligned}$$

The number of bus cycles of internal peripheral buses 1 to 6 differs according to the register to be accessed.

When peripheral functions connected to internal peripheral buses 2 to 6 or registers for the external bus control unit (except for bus error related registers) are accessed, the number of divided clock synchronization cycles is added.

The number of divided clock synchronization cycles differs depending on the frequency ratio between ICLK and PCLK (or FCLK) or bus access timing.

In the peripheral function unit, when the frequency ratio of ICLK is equal to or greater than that of PCLK (or FCLK), the sum of the number of bus cycles for internal main bus 1 and the number of the divided clock synchronization cycles will be one cycle of PCLK (or FCLK) at a maximum. Therefore, one PCLK (or FCLK) has been added to the number of access cycles shown in Table 4.1.

When the frequency ratio of ICLK is lower than that of PCLK (or FCLK), the subsequent bus access is started from the ICLK cycle following the completion of the access to the peripheral functions. Therefore, the access cycles are described on an ICLK basis.

Note 1. This applies to the number of cycles when the access from the CPU does not conflict with the bus access from the different bus master (DTC).

### (4) Notes on sleep mode and mode transitions

During sleep mode or mode transitions, do not write to the system control related registers (indicated by 'SYSTEM' in the Module Symbol column in Table 4.1, List of I/O Registers (Address Order)).

**Table 4.1 List of I/O Registers (Address Order) (13/23)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States
0008 A024h	SC11	Serial Status Register	SSR	8	8	2 or 3 PCLKB
0008 A025h	SC11	Receive Data Register	RDR	8	8	2 or 3 PCLKB
0008 A026h	SC11	Smart Card Mode Register	SCMR	8	8	2 or 3 PCLKB
0008 A027h	SC11	Serial Extended Mode Register	SEMR	8	8	2 or 3 PCLKB
0008 A028h	SC11	Noise Filter Setting Register	SNFR	8	8	2 or 3 PCLKB
0008 A029h	SC11	I <sup>2</sup> C Mode Register 1	SIMR1	8	8	2 or 3 PCLKB
0008 A02Ah	SC11	I <sup>2</sup> C Mode Register 2	SIMR2	8	8	2 or 3 PCLKB
0008 A02Bh	SC11	I <sup>2</sup> C Mode Register 3	SIMR3	8	8	2 or 3 PCLKB
0008 A02Ch	SC11	I <sup>2</sup> C Status Register	SISR	8	8	2 or 3 PCLKB
0008 A02Dh	SC11	SPI Mode Register	SPMR	8	8	2 or 3 PCLKB
0008 A040h	SC12	Serial Mode Register	SMR	8	8	2 or 3 PCLKB
0008 A041h	SC12	Bit Rate Register	BRR	8	8	2 or 3 PCLKB
0008 A042h	SC12	Serial Control Register	SCR	8	8	2 or 3 PCLKB
0008 A043h	SC12	Transmit Data Register	TDR	8	8	2 or 3 PCLKB
0008 A044h	SC12	Serial Status Register	SSR	8	8	2 or 3 PCLKB
0008 A045h	SC12	Receive Data Register	RDR	8	8	2 or 3 PCLKB
0008 A046h	SC12	Smart Card Mode Register	SCMR	8	8	2 or 3 PCLKB
0008 A047h	SC12	Serial Extended Mode Register	SEMR	8	8	2 or 3 PCLKB
0008 A048h	SC12	Noise Filter Setting Register	SNFR	8	8	2 or 3 PCLKB
0008 A049h	SC12	I <sup>2</sup> C Mode Register 1	SIMR1	8	8	2 or 3 PCLKB
0008 A04Ah	SC12	I <sup>2</sup> C Mode Register 2	SIMR2	8	8	2 or 3 PCLKB
0008 A04Bh	SC12	I <sup>2</sup> C Mode Register 3	SIMR3	8	8	2 or 3 PCLKB
0008 A04Ch	SC12	I <sup>2</sup> C Status Register	SISR	8	8	2 or 3 PCLKB
0008 A04Dh	SC12	SPI Mode Register	SPMR	8	8	2 or 3 PCLKB
0008 A0A0h	SC15	Serial Mode Register	SMR	8	8	2 or 3 PCLKB
0008 A0A1h	SC15	Bit Rate Register	BRR	8	8	2 or 3 PCLKB
0008 A0A2h	SC15	Serial Control Register	SCR	8	8	2 or 3 PCLKB
0008 A0A3h	SC15	Transmit Data Register	TDR	8	8	2 or 3 PCLKB
0008 A0A4h	SC15	Serial Status Register	SSR	8	8	2 or 3 PCLKB
0008 A0A5h	SC15	Receive Data Register	RDR	8	8	2 or 3 PCLKB
0008 A0A6h	SC15	Smart Card Mode Register	SCMR	8	8	2 or 3 PCLKB
0008 A0A7h	SC15	Serial Extended Mode Register	SEMR	8	8	2 or 3 PCLKB
0008 A0A8h	SC15	Noise Filter Setting Register	SNFR	8	8	2 or 3 PCLKB
0008 A0A9h	SC15	I <sup>2</sup> C Mode Register 1	SIMR1	8	8	2 or 3 PCLKB
0008 A0AAh	SC15	I <sup>2</sup> C Mode Register 2	SIMR2	8	8	2 or 3 PCLKB
0008 A0ABh	SC15	I <sup>2</sup> C Mode Register 3	SIMR3	8	8	2 or 3 PCLKB
0008 A0ACh	SC15	I <sup>2</sup> C Status Register	SISR	8	8	2 or 3 PCLKB
0008 A0ADh	SC15	SPI Mode Register	SPMR	8	8	2 or 3 PCLKB
0008 A0C0h	SC16	Serial Mode Register	SMR	8	8	2 or 3 PCLKB
0008 A0C1h	SC16	Bit Rate Register	BRR	8	8	2 or 3 PCLKB
0008 A0C2h	SC16	Serial Control Register	SCR	8	8	2 or 3 PCLKB
0008 A0C3h	SC16	Transmit Data Register	TDR	8	8	2 or 3 PCLKB
0008 A0C4h	SC16	Serial Status Register	SSR	8	8	2 or 3 PCLKB
0008 A0C5h	SC16	Receive Data Register	RDR	8	8	2 or 3 PCLKB
0008 A0C6h	SC16	Smart Card Mode Register	SCMR	8	8	2 or 3 PCLKB
0008 A0C7h	SC16	Serial Extended Mode Register	SEMR	8	8	2 or 3 PCLKB
0008 A0C8h	SC16	Noise Filter Setting Register	SNFR	8	8	2 or 3 PCLKB
0008 A0C9h	SC16	I <sup>2</sup> C Mode Register 1	SIMR1	8	8	2 or 3 PCLKB
0008 A0CAh	SC16	I <sup>2</sup> C Mode Register 2	SIMR2	8	8	2 or 3 PCLKB
0008 A0CBh	SC16	I <sup>2</sup> C Mode Register 3	SIMR3	8	8	2 or 3 PCLKB
0008 A0CCh	SC16	I <sup>2</sup> C Status Register	SISR	8	8	2 or 3 PCLKB
0008 A0CDh	SC16	SPI Mode Register	SPMR	8	8	2 or 3 PCLKB

**Table 4.1 List of I/O Registers (Address Order) (19/23)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States
0008 C191h	MPC	PA1 Pin Function Control Register	PA1PFS	8	8	2 or 3 PCLKB
0008 C192h	MPC	PA2 Pin Function Control Register	PA2PFS	8	8	2 or 3 PCLKB
0008 C193h	MPC	PA3 Pin Function Control Register	PA3PFS	8	8	2 or 3 PCLKB
0008 C194h	MPC	PA4 Pin Function Control Register	PA4PFS	8	8	2 or 3 PCLKB
0008 C195h	MPC	PA5 Pin Function Control Register	PA5PFS	8	8	2 or 3 PCLKB
0008 C196h	MPC	PA6 Pin Function Control Register	PA6PFS	8	8	2 or 3 PCLKB
0008 C197h	MPC	PA7 Pin Function Control Register	PA7PFS	8	8	2 or 3 PCLKB
0008 C198h	MPC	PB0 Pin Function Control Register	PB0PFS	8	8	2 or 3 PCLKB
0008 C199h	MPC	PB1 Pin Function Control Register	PB1PFS	8	8	2 or 3 PCLKB
0008 C19Ah	MPC	PB2 Pin Function Control Register	PB2PFS	8	8	2 or 3 PCLKB
0008 C19Bh	MPC	PB3 Pin Function Control Register	PB3PFS	8	8	2 or 3 PCLKB
0008 C19Ch	MPC	PB4 Pin Function Control Register	PB4PFS	8	8	2 or 3 PCLKB
0008 C19Dh	MPC	PB5 Pin Function Control Register	PB5PFS	8	8	2 or 3 PCLKB
0008 C19Eh	MPC	PB6 Pin Function Control Register	PB6PFS	8	8	2 or 3 PCLKB
0008 C19Fh	MPC	PB7 Pin Function Control Register	PB7PFS	8	8	2 or 3 PCLKB
0008 C1A0h	MPC	PC0 Pin Function Control Register	PC0PFS	8	8	2 or 3 PCLKB
0008 C1A1h	MPC	PC1 Pin Function Control Register	PC1PFS	8	8	2 or 3 PCLKB
0008 C1A2h	MPC	PC2 Pin Function Control Register	PC2PFS	8	8	2 or 3 PCLKB
0008 C1A3h	MPC	PC3 Pin Function Control Register	PC3PFS	8	8	2 or 3 PCLKB
0008 C1A4h	MPC	PC4 Pin Function Control Register	PC4PFS	8	8	2 or 3 PCLKB
0008 C1A5h	MPC	PC5 Pin Function Control Register	PC5PFS	8	8	2 or 3 PCLKB
0008 C1A6h	MPC	PC6 Pin Function Control Register	PC6PFS	8	8	2 or 3 PCLKB
0008 C1A7h	MPC	PC7 Pin Function Control Register	PC7PFS	8	8	2 or 3 PCLKB
0008 C1A8h	MPC	PD0 Pin Function Control Register	PD0PFS	8	8	2 or 3 PCLKB
0008 C1A9h	MPC	PD1 Pin Function Control Register	PD1PFS	8	8	2 or 3 PCLKB
0008 C1AAh	MPC	PD2 Pin Function Control Register	PD2PFS	8	8	2 or 3 PCLKB
0008 C1ABh	MPC	PD3 Pin Function Control Register	PD3PFS	8	8	2 or 3 PCLKB
0008 C1ACh	MPC	PD4 Pin Function Control Register	PD4PFS	8	8	2 or 3 PCLKB
0008 C1B0h	MPC	PE0 Pin Function Control Register	PE0PFS	8	8	2 or 3 PCLKB
0008 C1B1h	MPC	PE1 Pin Function Control Register	PE1PFS	8	8	2 or 3 PCLKB
0008 C1B2h	MPC	PE2 Pin Function Control Register	PE2PFS	8	8	2 or 3 PCLKB
0008 C1B3h	MPC	PE3 Pin Function Control Register	PE3PFS	8	8	2 or 3 PCLKB
0008 C1B4h	MPC	PE4 Pin Function Control Register	PE4PFS	8	8	2 or 3 PCLKB
0008 C1B5h	MPC	PE5 Pin Function Control Register	PE5PFS	8	8	2 or 3 PCLKB
0008 C1B6h	MPC	PE6 Pin Function Control Register	PE6PFS	8	8	2 or 3 PCLKB
0008 C1B7h	MPC	PE7 Pin Function Control Register	PE7PFS	8	8	2 or 3 PCLKB
0008 C1BEh	MPC	PF6 Pin Function Control Register	PF6PFS	8	8	2 or 3 PCLKB
0008 C1BFh	MPC	PF7 Pin Function Control Register	PF7PFS	8	8	2 or 3 PCLKB
0008 C1D0h	MPC	PJ0 Pin Function Control Register	PJ0PFS	8	8	2 or 3 PCLKB
0008 C1D2h	MPC	PJ2 Pin Function Control Register	PJ2PFS	8	8	2 or 3 PCLKB
0008 C1D3h	MPC	PJ3 Pin Function Control Register	PJ3PFS	8	8	2 or 3 PCLKB
0008 C1D6h	MPC	PJ6 Pin Function Control Register	PJ6PFS	8	8	2 or 3 PCLKB
0008 C1D7h	MPC	PJ7 Pin Function Control Register	PJ7PFS	8	8	2 or 3 PCLKB
0008 C290h	SYSTEM	Reset Status Register 0	RSTSR0	8	8	4 or 5 PCLKB
0008 C291h	SYSTEM	Reset Status Register 1	RSTSR1	8	8	4 or 5 PCLKB
0008 C293h	SYSTEM	Main Clock Oscillator Forced Oscillation Control Register	MOFCR	8	8	4 or 5 PCLKB
0008 C297h	SYSTEM	Voltage Monitoring Circuit Control Register	LVCMPCR	8	8	4 or 5 PCLKB
0008 C298h	SYSTEM	Voltage Detection Level Select Register	LVDLVL	8	8	4 or 5 PCLKB
0008 C29Ah	SYSTEM	Voltage Monitoring 1 Circuit Control Register 0	LVD1CR0	8	8	4 or 5 PCLKB
0008 C29Bh	SYSTEM	Voltage Monitoring 2 Circuit Control Register 0	LVD2CR0	8	8	4 or 5 PCLKB
0008 C400h	RTC	64-Hz Counter	R64CNT	8	8	2 or 3 PCLKB
0008 C402h	RTC	Second Counter	RSECCNT	8	8	2 or 3 PCLKB

**Table 4.1 List of I/O Registers (Address Order) (23/23)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States
000A 0912h	CTSU	CTSU High-Pass Noise Spectrum Diffusion Control Register	CTSUSSC	16	16	1 or 2 PCLKB
000A 0914h	CTSU	CTSU Sensor Offset Register 0	CTSUSO0	16	16	1 or 2 PCLKB
000A 0916h	CTSU	CTSU Sensor Offset Register 1	CTSUSO1	16	16	1 or 2 PCLKB
000A 0918h	CTSU	CTSU Sensor Counter	CTSUSC	16	16	1 or 2 PCLKB
000A 091Ah	CTSU	CTSU Reference Counter	CTSURC	16	16	1 or 2 PCLKB
000A 091Ch	CTSU	CTSU Error Status Register	CTSUERRS	16	16	1 or 2 PCLKB
007F C090h	FLASH	E2 DataFlash Control Register	DFLCTL	8	8	2 or 3 FCLK
007F C0ACh	TEMPS	Temperature Sensor Calibration Data Register	TSCDRL	8	8	1 or 2 PCLKB
007F C0ADh	TEMPS	Temperature Sensor Calibration Data Register	TSCDRH	8	8	1 or 2 PCLKB
007F C0B0h	FLASH	Flash Start-Up Setting Monitor Register	FSCMR	16	16	2 or 3 FCLK
007F C0B2h	FLASH	Flash Access Window Start Address Monitor	FAWSMR	16	16	2 or 3 FCLK
007F C0B4h	FLASH	Flash Access Window End Address Monitor Register	FAWEMR	16	16	2 or 3 FCLK
007F C0B6h	FLASH	Flash Initial Setting Register	FISR	8	8	2 or 3 FCLK
007F C0B7h	FLASH	Flash Extra Area Control Register	FEXCR	8	8	2 or 3 FCLK
007F C0B8h	FLASH	Flash Error Address Monitor Register L	FEAML	16	16	2 or 3 FCLK
007F C0BAh	FLASH	Flash Error Address Monitor Register H	FEAMH	8	8	2 or 3 FCLK
007F C0C0h	FLASH	Protection Unlock Register	FPR	8	8	2 or 3 FCLK
007F C0C1h	FLASH	Protection Unlock Status Register	FPSR	8	8	2 or 3 FCLK
007F C0C2h	FLASH	Flash Read Buffer Register L	FRBL	16	16	2 or 3 FCLK
007F C0C4h	FLASH	Flash Read Buffer Register H	FRBH	16	16	2 or 3 FCLK
007F FF80h	FLASH	Flash P/E Mode Control Register	FPMCR	8	8	2 or 3 FCLK
007F FF81h	FLASH	Flash Area Select Register	FASR	8	8	2 or 3 FCLK
007F FF82h	FLASH	Flash Processing Start Address Register L	FSARL	16	16	2 or 3 FCLK
007F FF84h	FLASH	Flash Processing Start Address Register H	FSARH	8	8	2 or 3 FCLK
007F FF85h	FLASH	Flash Control Register	FCR	8	8	2 or 3 FCLK
007F FF86h	FLASH	Flash Processing End Address Register L	FEARL	16	16	2 or 3 FCLK
007F FF88h	FLASH	Flash Processing End Address Register H	FEARH	8	8	2 or 3 FCLK
007F FF89h	FLASH	Flash Reset Register	FRESETR	8	8	2 or 3 FCLK
007F FF8Ah	FLASH	Flash Status Register 0	FSTATR0	8	8	2 or 3 FCLK
007F FF8Bh	FLASH	Flash Status Register 1	FSTATR1	8	8	2 or 3 FCLK
007F FF8Ch	FLASH	Flash Write Buffer Register L	FWBL	16	16	2 or 3 FCLK
007F FF8Eh	FLASH	Flash Write Buffer Register H	FWBH	16	16	2 or 3 FCLK
007F FFB2h	FLASH	Flash P/E Mode Entry Register	FENTRYR	16	16	2 or 3 FCLK

Note 1. Odd addresses cannot be accessed in 16-bit units. When accessing a register in 16-bit units, access the address of the TMR0 or TMR2 register. Table 22.4 lists register allocation for 16-bit access in the User's Manual: Hardware.

Note 2. Odd addresses cannot be accessed in 16-bit units. When accessing a register in 16-bit units, access the address of the TMOCNTL register. Table 30.6 lists register allocation for 16-bit access in the User's Manual: Hardware.




Figure 5.3 Voltage Dependency in Low-Speed Operating Mode (Reference Data)

Table 5.8 DC Characteristics (6)

Conditions: 1.8 V ≤ VCC = VCC\_USB ≤ 3.6 V, 1.8 V ≤ AVCC0 ≤ 3.6 V, VSS = AVSS0 = VSS\_USB = 0 V, T<sub>a</sub> = -40 to +105°C

Item		Symbol	Typ.*3	Max.	Unit	Test Conditions		
Supply current*1	Software standby mode*2	T <sub>a</sub> = 25°C	I <sub>CC</sub>	0.44	0.98	µA		
		T <sub>a</sub> = 55°C		0.80	3.47			
		T <sub>a</sub> = 85°C		2.7	12.0			
		T <sub>a</sub> = 105°C		6.17	42.7			
	Increment for RTC operation*4			0.31	—			RCR3.RTCDV[2:0] = 010b
				1.09	—			RCR3.RTCDV[2:0] = 100b
	Increment for LPT operation			0.37	—			LPTCR1.LPCNTCKSEL set to IWDT dedicated on-chip oscillator
	Increment for IWDT operation			0.37	—			

Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOSs are in the off state.

Note 2. The IWDT and LVD are stopped.

Note 3. VCC = 3.3 V.

Note 4. Includes the oscillation circuit.

**Table 5.17 Output Values of Voltage (1)**Conditions:  $2.7\text{ V} \leq \text{VCC} = \text{VCC\_USB} \leq 3.6\text{ V}$ ,  $2.7\text{ V} \leq \text{AVCC0} \leq 3.6\text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

Item		Symbol	Min.	Max.	Unit	Test Conditions	
Low-level output voltage	All output ports (except for RIIC, ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7)	$V_{OL}$	—	0.6	V	$I_{OL} = 3.0\text{ mA}$	
			—	0.4		$I_{OL} = 1.5\text{ mA}$	
	Ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7		—	0.4		$I_{OL} = 0.4\text{ mA}$	
	RIIC pins		Standard mode	—		0.4	$I_{OL} = 3.0\text{ mA}$
			Fast mode	—		0.6	$I_{OL} = 6.0\text{ mA}$
High-level output voltage	All output ports (except for ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7)*1	$V_{OH}$	$\text{VCC} - 0.5$	—	V	$I_{OH} = -2.0\text{ mA}$	
	Ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7		$\text{AVCC0} - 0.5$	—		$I_{OH} = -0.1\text{ mA}$	

Note 1. There are restrictions on AVCC0 and VCC depending on the usage conditions for the 12-bit D/A converter and I/O ports. When using ports PJ0 and PJ2 multiplexed with DA0 and DA1 as general I/O ports, make sure that  $\text{VCC} \leq \text{AVCC0}$ .

**Table 5.18 Output Values of Voltage (2)**Conditions:  $1.8\text{ V} \leq \text{VCC} = \text{VCC\_USB} \leq 2.7\text{ V}$ ,  $1.8\text{ V} \leq \text{AVCC0} \leq 2.7\text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

Item		Symbol	Min.	Max.	Unit	Test Conditions
Low-level output voltage	All output ports (except for ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7)	$V_{OL}$	—	0.6	V	$I_{OL} = 1.5\text{ mA}$
	Ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7		—	0.4		$I_{OL} = 0.4\text{ mA}$
High-level output voltage	All output ports (except for ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7)*1	$V_{OH}$	$\text{VCC} - 0.5$	—	V	$I_{OH} = -1.0\text{ mA}$
	Ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7		$\text{AVCC0} - 0.5$	—		$I_{OH} = -0.1\text{ mA}$

Note 1. There are restrictions on AVCC0 and VCC depending on the usage conditions for the 12-bit D/A converter and I/O ports. When using ports PJ0 and PJ2 multiplexed with DA0 and DA1 as general I/O ports, make sure that  $\text{VCC} \leq \text{AVCC0}$ .

### 5.2.3 Standard I/O Pin Output Characteristics (3)

Figure 5.14 to Figure 5.17 show the characteristics of ports P40 to P44, P46, ports P90 to P92, ports PJ6, PJ7.




Figure 5.14  $V_{OH}/V_{OL}$  and  $I_{OH}/I_{OL}$  Voltage Characteristics of Ports P40 to P44, P46, Ports P90 to P92, Ports PJ6, PJ7 at  $T_a = 25^\circ\text{C}$  (Reference Data)




Figure 5.15  $V_{OH}/V_{OL}$  and  $I_{OH}/I_{OL}$  Temperature Characteristics of Ports P40 to P44, P46, Ports P90 to P92, Ports PJ6, PJ7 at  $V_{CC} = 1.8\text{ V}$  (Reference Data)

**Table 5.22 Clock Timing**Conditions:  $1.8\text{ V} \leq \text{VCC} = \text{VCC\_USB} \leq 3.6\text{ V}$ ,  $1.8\text{ V} \leq \text{AVCC0} \leq 3.6\text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
XTAL external clock input cycle time	$t_{\text{Xcyc}}$	50	—	—	ns	Figure 5.18	
XTAL external clock input high pulse width	$t_{\text{XH}}$	20	—	—	ns		
XTAL external clock input low pulse width	$t_{\text{XL}}$	20	—	—	ns		
XTAL external clock rising time	$t_{\text{Xr}}$	—	—	5	ns		
XTAL external clock falling time	$t_{\text{Xf}}$	—	—	5	ns		
XTAL external clock input wait time*1	$t_{\text{EXWT}}$	0.5	—	—	$\mu\text{s}$	Figure 5.19	
Main clock oscillator oscillation frequency	$f_{\text{MAIN}}$	$2.4 \leq \text{VCC} \leq 3.6$	1	—	20		MHz
		$1.8 \leq \text{VCC} < 2.4$	1	—	8		
Main clock oscillator stabilization time (crystal)*2	$t_{\text{MAINOSC}}$	—	3	—	ms	Figure 5.19	
Main clock oscillator stabilization time (ceramic resonator)*2	$t_{\text{MAINOSC}}$	—	50	—	$\mu\text{s}$		
LOCO clock oscillation frequency	$f_{\text{LOCO}}$	3.44	4.0	4.56	MHz	Figure 5.20	
LOCO clock oscillation stabilization time	$t_{\text{LOCO}}$	—	—	0.5	$\mu\text{s}$		
IWDT-dedicated clock oscillation frequency	$f_{\text{ILOCO}}$	12.75	15	17.25	kHz	Figure 5.21	
IWDT-dedicated clock oscillation stabilization time	$t_{\text{ILOCO}}$	—	—	50	$\mu\text{s}$		
HOCO clock oscillation frequency	$f_{\text{HOCO}}$		31.52	32	32.48	MHz	$T_a = -40\text{ to }85^\circ\text{C}$
			31.68	32	32.32		$T_a = -20\text{ to }85^\circ\text{C}$
			31.36	32	32.64		$T_a = -40\text{ to }105^\circ\text{C}$
HOCO clock oscillation stabilization time	$t_{\text{HOCO}}$	—	—	56	$\mu\text{s}$	Figure 5.23	
PLL input frequency*3	$f_{\text{PLLIN}}$	4	—	8	MHz	Figure 5.24	
PLL circuit oscillation frequency*3	$f_{\text{PLL}}$	32	—	48	MHz		
PLL clock oscillation stabilization time	$t_{\text{PLL}}$	—	—	50	$\mu\text{s}$	Figure 5.24	
PLL free-running oscillation frequency	$f_{\text{PLLFR}}$	—	8	—	MHz		
USBPLL input frequency*5	$f_{\text{PLLIN}}$	—	6, 8*6	—	MHz		
USBPLL circuit oscillation frequency*5	$f_{\text{PLL}}$	—	48*6	—	MHz		
USBPLL clock oscillation stabilization time	$t_{\text{PLL}}$	—	—	50	$\mu\text{s}$	Figure 5.24	
Sub-clock oscillator oscillation frequency*7	$f_{\text{SUB}}$	—	32.768	—	kHz		
Sub-clock oscillation stabilization time*4	$t_{\text{SUBOSC}}$	—	0.5	—	s	Figure 5.25	

Note 1. Time until the clock can be used after the main clock oscillator stop bit (MOSCCR.MOSTP) is set to 0 (operating) when the external clock is stable.

Note 2. Reference values when an 8-MHz resonator is used.

When specifying the main clock oscillator stabilization time, set the MOSCWTCR register with a stabilization time value that is equal to or greater than the resonator-manufacturer-recommended value.

After changing the setting of the MOSCCR.MOSTP bit so that the main clock oscillator operates, read the OSCOVFSR.MOOVF flag to confirm that it has become 1, and then start using the main clock.

Note 3. The VCC range should be 2.4 to 3.6 V when the PLL is used.

Note 4. After changing the setting of the SOSCCR.SOSTP bit or RCR3.RTCEN bit so that the sub-clock oscillator operates, only start using the sub-clock after the sub-clock oscillation stabilization wait time that is equal to or greater than the oscillator-manufacturer-recommended value has elapsed.

Reference value when a 32.768-kHz resonator is used.

Note 5. The VCC range should be 3.0 to 3.6 V when the USBPLL is used.

Note 6. The input frequency can be set to 6 or 8 MHz only and the oscillation frequency can be set to 48 MHz only.

Note 7. Only 32.768 kHz can be used.


Note 6. When the frequency of HOCO is 8 MHz.  
 When the high-speed clock oscillator wait control register (HOCOWTCR) is set to 05h.

**Table 5.26 Timing of Recovery from Low Power Consumption Modes (3)**

Conditions:  $1.8\text{ V} \leq VCC = VCC\_USB \leq 3.6\text{ V}$ ,  $1.8\text{ V} \leq AVCC0 \leq 3.6\text{ V}$ ,  $VSS = AVSS0 = VSS\_USB = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Recovery time from software standby mode*1	Low-speed mode Sub-clock oscillator operating	$t_{SBYSC}$	—	600	750	$\mu\text{s}$	Figure 5.29

Note: When the division ratios of PCLKB, PCLKD, FCLK, and ICLK are all set to 1.  
 Note 1. The sub-clock continues oscillating in software standby mode during low-speed mode.



**Figure 5.29 Software Standby Mode Recovery Timing**




Figure 5.40 A/D Converter External Trigger Input Timing




Figure 5.41 CLKOUT Output Timing




Figure 5.42 RSPI Clock Timing and Simple SPI Clock Timing




Figure 5.43 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKB Set to Division Ratio Other Than Divided by 2) and Simple SPI Timing (Master, CKPH = 1)




Figure 5.44 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKB Set to Divided by 2)





Figure 5.56 AVCC0 to AVREFH0 Voltage Range



**Figure 5.57 Illustration of A/D Converter Characteristic Terms**

### Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of analog input voltage (1-LSB width), that can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as an analog input voltage. For example, if 12-bit resolution is used and if reference voltage ( $V_{REFH0} = 3.072 \text{ V}$ ), then 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, 1.5 mV, ... are used as analog input voltages.

If analog input voltage is 6 mV, absolute accuracy =  $\pm 5 \text{ LSB}$  means that the actual A/D conversion result is in the range of 003h to 00Dh though an output code, 008h, can be expected from the theoretical A/D conversion characteristics.

### Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

### 5.9.3 Capacitor Split Method

**Table 5.54 Capacitor Split Method**

Conditions:  $2.2\text{ V} \leq VCC = VCC\_USB \leq 3.6\text{ V}$ ,  $2.2\text{ V} \leq AVCC0 \leq 3.6\text{ V}$ ,  $VSS = AVSS0 = VSS\_USB = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
External capacitance connected between CAPH and CAPL pins	C1	0.33	0.47	0.61	$\mu\text{F}$	
External capacitor connected to $V_{L1}$ pin	C2	0.33	0.47	0.61	$\mu\text{F}$	
External capacitor connected to $V_{L2}$ pin	C3	0.33	0.47	0.61	$\mu\text{F}$	
External capacitor connected to $V_{L3}$ pin	C4	0.33	0.47	0.61	$\mu\text{F}$	
External capacitor connected to $V_{L4}$ pin	C5	0.33	0.47	0.61	$\mu\text{F}$	


#### (1) 1/3 Bias Method

**Table 5.55 Capacitor Split Method LCD Characteristics**

Conditions:  $2.2\text{ V} \leq VCC = VCC\_USB \leq 3.6\text{ V}$ ,  $2.2\text{ V} \leq AVCC0 \leq 3.6\text{ V}$ ,  $VSS = AVSS0 = VSS\_USB = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Test Conditions
$V_{L4}$ voltage*1	$V_{L4}$	C1 to C4 connected	—	VCC	—	V	
$V_{L2}$ voltage*1	$V_{L2}$	C1 to C4 connected	$2/3V_{L4}-0.07$	$2/3V_{L4}$	$2/3V_{L4}+0.07$	V	
$V_{L1}$ voltage**1	$V_{L1}$	C1 to C4 connected	$1/3V_{L4}-0.08$	$2/3V_{L4}$	$2/3V_{L4}+0.08$	V	
Capacitor split wait time*1	$t_{WAIT}$		100	—	—	ms	

Note 1. This is the wait time from when voltage bucking is started ( $VLCON = 1$ ) until display is enabled ( $LCDON = 1$ ).




**Figure 5.61 LCD Reference Voltage Setup Time, Voltage Boosting Wait Time, and Capacitor Split Wait Time**

## 5.10 CTSU Characteristics

**Table 5.56 CTSU Characteristics**Conditions:  $1.8\text{ V} \leq VCC = VCC\_USB \leq 3.6\text{ V}$ ,  $1.8\text{ V} \leq AVCC0 \leq 3.6\text{ V}$ ,  $VSS = AVSS0 = VSS\_USB = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
External capacitance connected to TSCAP pin	$C_{tscap}$	9	10	11	nF	
TS pin capacitive load	$C_{base}$	—	—	50	pF	



**Figure 5.67 Connecting Capacitors (100-pin LQFP)**

REVISION HISTORY	RX113 Group Datasheet
------------------	-----------------------

## Classifications

- Items with Technical Update document number: Changes according to the corresponding issued Technical Update
- Items without Technical Update document number: Minor changes that do not require Technical Update to be issued

Rev.	Date	Description		Classification
		Page	Summary	
1.02	Dec 01, 2014	—	First edition, issued	
1.10	Mar 31, 2016	1. Overview		
		16 to 23	Table 1.5 to 1.7 Note 2 regarding I/O power source is AVCC0 for the ports (P4, P9, PJ6, and P7), added	
		5. Electrical Characteristics		
		53	Table 5.1 Absolute Maximum Ratings, Analog power supply voltage added	TN-RX*-A149A/E
		54	Table 5.2 Recommended Operating Conditions, VREFH0 / VREFH / AVCC0 / VREFL added	TN-RX*-A149A/E
		60	Table 5.8 DC Characteristics (6), Increment for LPT operation and Increment for IWDTC operation added	TN-RX*-A149A/E
		62	Table 5.9 DC Characteristics (7) added	TN-RX*-A136A/E
		62, 63	Table 5.10 DC Characteristics (8), LDV1,2 and CTSU operating current added	TN-RX*-A149A/E
		65, 66	Table 5.15 Permissible Output Currents is divided into D version and G version	TN-RX*-A136A/E
		105	Table 5.43 D/A Conversion Characteristics (1), Output voltage range added	
		119	Table 5.61 ROM (Flash Memory for Code Storage) Characteristics (2), Erasure time - 256-Kbyte added	TN-RX*-A132A/E
		120	Table 5.62 ROM (Flash Memory for Code Storage) Characteristics (3), Temperature range for the programming/erasure operation changed and Erasure time - 256-Kbyte added	TN-RX*-A132A/E
		121	Table 5.64 E2 DataFlash Characteristics (2), Low speed FCLK changed and Erasure time - 8-Kbyte added	TN-RX*-A132A/E
121	Table 5.65 E2 DataFlash Characteristics (3), Temperature range for the programming/erasure operation changed, Low speed FCLK changed and Erasure time - 8-Kbyte added	TN-RX*-A132A/E		
	122 to 124	5.15 Usage Notes added		