

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4/M0
Core Size	32-Bit Dual-Core
Speed	204MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
Number of I/O	83
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	104K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4322jbd144e

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M4/M0 microcontroller

## 5. Block diagram



Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state [1]	Type	Description
P1_12	R9	K7	78	56	[2]	N;	I/O	GPI01[5] — General purpose digital input/output pin.
						PU	I	U1_DCD — Data Carrier Detect input for UART1.
							-	R — Function reserved.
							I/O	EMC_D5 — External memory data line 5.
							I	T0_CAP1 — Capture input 1 of timer 0.
							-	R — Function reserved.
							I/O	SGPIO8 — General purpose digital input/output pin.
							I/O	SD_DAT3 — SD/MMC data bus line 3.
P1_13	R10	H8	83	60	[2]	N;	I/O	GPIO1[6] — General purpose digital input/output pin.
						PU	0	U1_TXD — Transmitter output for UART1.
							-	R — Function reserved.
							I/O	EMC_D6 — External memory data line 6.
			I	T0_CAP0 — Capture input 0 of timer 0.				
			-	R — Function reserved.				
							I/O	SGPIO9 — General purpose digital input/output pin.
							I	<b>SD_CD</b> — SD/MMC card detect input.
P1_14	R11	J8	85	61	[2]	N;	I/O	GPIO1[7] — General purpose digital input/output pin.
						PU	I	U1_RXD — Receiver input for UART1.
							-	R — Function reserved.
							I/O	EMC_D7 — External memory data line 7.
							0	T0_MAT2 — Match output 2 of timer 0.
							-	R — Function reserved.
							I/O	SGPIO10 — General purpose digital input/output pin.
							-	R — Function reserved.
P1_15	T12	K8	87	62	[2]	N;	I/O	GPIO0[2] — General purpose digital input/output pin.
						PU	0	U2_TXD — Transmitter output for USART2.
							I/O	SGPIO2 — General purpose digital input/output pin.
							I	ENET_RXD0 — Ethernet receive data 0 (RMII/MII interface).
							0	T0_MAT1 — Match output 1 of timer 0.
			-	R — Function reserved.				
			I/O	EMC_D8 — External memory data line 8.				
							-	R — Function reserved.

 Table 3.
 Pin description ...continued

### 32-bit ARM Cortex-M4/M0 microcontroller

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
P3_2	F11	G6	166	116	[2]	OL; PU	I/O	<b>I2S0_TX_SDA</b> — I2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the $l^2S$ -bus specification.
							I/O	<b>I2S0_RX_SDA</b> — I2S Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the $l^2S$ -bus specification.
							0	CAN0_TD — CAN transmitter output.
							0	<b>USB1_IND0</b> — USB1 Port indicator LED control output 0.
							I/O	GPIO5[9] — General purpose digital input/output pin.
							-	R — Function reserved.
							0	LCD_VD14 — LCD data.
							-	R — Function reserved.
P3_3	3_3 B14 A7 169 118	118	[4]	N;	-	R — Function reserved.		
						PU	I/O	SPI_SCK — Serial clock for SPI.
							I/O	SSP0_SCK — Serial clock for SSP0.
							0	SPIFI_SCK — Serial clock for SPIFI.
							0	CGU_OUT1 — CGU spare clock output 1.
							-	R — Function reserved.
							0	I2S0_TX_MCLK — I2S transmit master clock.
							I/O	<b>I2S1_TX_SCK</b> — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I <sup>2</sup> S-bus specification.
P3_4	A15	B8	171	119	[2]	N;	I/O	GPIO1[14] — General purpose digital input/output pin.
						PU	-	R — Function reserved.
							-	R — Function reserved.
							I/O	SPIFI_SIO3 — I/O lane 3 for SPIFI.
							0	U1_TXD — Transmitter output for UART 1.
							I/O	<b>I2S0_TX_WS</b> — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I</i> <sup>2</sup> S-bus specification.
							I/O	<b>I2S1_RX_SDA</b> — I2S1 Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the $l^2S$ -bus specification.
							0	LCD_VD13 — LCD data.

 Table 3.
 Pin description ...continued

LPC435X\_3X\_2X\_1X

### 32-bit ARM Cortex-M4/M0 microcontroller

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state [1]	Type	Description
		Ë			[0]			
P4_0	D5	-	1	1	[2]	N; PU	I/O	<b>GPIO2[0]</b> — General purpose digital input/output pin.
						10	0	MCOA0 — Motor control PWM channel 0, output A.
							I	<b>NMI</b> — External interrupt input to NMI.
							-	R — Function reserved.
							-	R — Function reserved.
							0	LCD_VD13 — LCD data.
							I/O	<b>U3_UCLK</b> — Serial clock input/output for USART3 in synchronous mode.
							-	R — Function reserved.
P4_1	A1	-	3	3	[5]	N;	I/O	<b>GPIO2[1]</b> — General purpose digital input/output pin.
						PU	0	<b>CTOUT_1</b> — SCT output 1. Match output 3 of timer 3.
							0	LCD_VD0 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							0	LCD_VD19 — LCD data.
							0	<b>U3_TXD</b> — Transmitter output for USART3.
		I	<b>ENET_COL</b> — Ethernet Collision detect (MII interface).					
			AI	<b>ADC0_1</b> — ADC0 and ADC1, input channel 1. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.				
P4_2	D3	-	12	8	[2]	N;	I/O	GPIO2[2] — General purpose digital input/output pin.
						PU	0	CTOUT_0 — SCT output 0. Match output 0 of timer 0.
							0	LCD_VD3 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							0	LCD_VD12 — LCD data.
							I	U3_RXD — Receiver input for USART3.
							I/O	SGPIO8 — General purpose digital input/output pin.
P4_3	C2	-	10	7	[5]	N;	I/O	GPIO2[3] — General purpose digital input/output pin.
						PU	0	CTOUT_3 — SCT output 3. Match output 3 of timer 0.
							0	LCD_VD2 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							0	LCD_VD21 — LCD data.
			I/O	U3_BAUD — Baud pin for USART3.				
					I/O	SGPI09 — General purpose digital input/output pin.		
							AI	<b>ADC0_0</b> — DAC, ADC0 and ADC1, input channel 0. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.

 Table 3.
 Pin description ...continued

LPC435X\_3X\_2X\_1X

Table 3. Pin	description continued																																								
Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description																																	
P5_4	P9	-	80	57	[2]	N;	I/O	<b>GPIO2[13]</b> — General purpose digital input/output pin.																																	
						PU	0	<b>MCOB0</b> — Motor control PWM channel 0, output B.																																	
							I/O	<b>EMC_D8</b> — External memory data line 8.																																	
							-	R — Function reserved.																																	
							I	<b>U1_CTS</b> — Clear to Send input for UART 1.																																	
							0	T1_MAT0 — Match output 0 of timer 1.																																	
							-	R — Function reserved.																																	
							-	R — Function reserved.																																	
P5_5	P10	-	81	58	[2]	N; PU	I/O	<b>GPIO2[14]</b> — General purpose digital input/output pin.																																	
			PU	0	MCOA1 — Motor control PWM channel 1, output A.																																				
					I/O	EMC_D9 — External memory data line 9.																																			
							-	R — Function reserved.																																	
					I	<b>U1_DCD</b> — Data Carrier Detect input for UART 1.																																			
							0	T1_MAT1 — Match output 1 of timer 1.																																	
							-	R — Function reserved.																																	
					101		-	R — Function reserved.																																	
P5_6	T13	-	89	63	[2]	N; PU	I/O	GPIO2[15] — General purpose digital input/output pin.																																	
							0	MCOB1 — Motor control PWM channel 1, output B.																																	
							I/O	EMC_D10 — External memory data line 10.																																	
							-	R — Function reserved.																																	
							0	U1_TXD — Transmitter output for UART 1.																																	
							0	T1_MAT2 — Match output 2 of timer 1.																																	
							-	R — Function reserved.																																	
<b>D</b> <i>z</i> <b>-</b>	<b>.</b>			0.5	[0]		-	R — Function reserved.																																	
P5_7	R12	-	91	65	[2]	N; PU	1/0	<b>GPIO2[7]</b> — General purpose digital input/output pin.																																	
							0	MCOA2 — Motor control PWM channel 2, output A.																																	
							I/O	EMC_D11 — External memory data line 11.																																	
							-	R — Function reserved.																																	
							۱ ۵	U1_RXD — Receiver input for UART 1.																																	
																-																								0	T1_MAT3 — Match output 3 of timer 1.
						-	R — Function reserved.																																		
							-	R — Function reserved.																																	

Table 3. Pin description ...continued

## 32-bit ARM Cortex-M4/M0 microcontroller

Pin name	A256	TFBGA100	208	144		Reset state [1]		Description
	LBGA256	TFBO	LQFP208	LQFP144		Rese	Type	
P7_6	C7	-	194	134	[2]	N;	I/O	GPIO3[14] — General purpose digital input/output pin.
						PU	0	CTOUT_11 — SCT output 1. Match output 3 of timer 2.
							-	R — Function reserved.
							0	<b>LCD_LP</b> — Line synchronization pulse (STN). Horizontal synchronization pulse (TFT).
							-	R — Function reserved.
							0	TRACEDATA[2] — Trace data, bit 2.
							-	R — Function reserved.
							-	R — Function reserved.
P7_7	B6	-	201	140	[5]	N;	I/O	GPIO3[15] — General purpose digital input/output pin.
				PU	0	CTOUT_8 — SCT output 8. Match output 0 of timer 2.		
					-	R — Function reserved.		
							0	LCD_PWR — LCD panel power enable.
			-	R — Function reserved.				
							0	TRACEDATA[3] — Trace data, bit 3.
							0	ENET_MDC — Ethernet MIIM clock.
							I/O	SGPIO7 — General purpose digital input/output pin.
				AI	<b>ADC1_6</b> — ADC1 and ADC0, input channel 6. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.			
P8_0	E5	-	2	-	[3]	N;	I/O	GPIO4[0] — General purpose digital input/output pin.
						PU	I	<b>USB0_PWR_FAULT</b> — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
							-	R — Function reserved.
							I	MCI2 — Motor control PWM channel 2, input.
							I/O	SGPIO8 — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							0	T0_MAT0 — Match output 0 of timer 0.
P8_1	H5	-	34	-	[3]	N;	I/O	GPIO4[1] — General purpose digital input/output pin.
						PU	0	<b>USB0_IND1</b> — USB0 port indicator LED control output 1.
							-	R — Function reserved.
							I	MCI1 — Motor control PWM channel 1, input.
							I/O	SGPI09 — General purpose digital input/output pin.
							-	R — Function reserved.
					-	R — Function reserved.		
							0	T0_MAT1 — Match output 1 of timer 0.

 Table 3.
 Pin description ...continued

LPC435X\_3X\_2X\_1X

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
P8_6	K3	-	43	-	[2]	N;	I/O	GPIO4[6] — General purpose digital input/output pin.
						PU	I	<b>USB1_ULPI_NXT</b> — ULPI link NXT signal. Data flow control signal from the PHY.
							-	R — Function reserved.
							0	LCD_VD5 — LCD data.
							0	<b>LCD_LP</b> — Line synchronization pulse (STN). Horizontal synchronization pulse (TFT).
							-	R — Function reserved.
							-	R — Function reserved.
							I	T0_CAP2 — Capture input 2 of timer 0.
P8_7	K1	-	45	-	[2]	N;	I/O	GPIO4[7] — General purpose digital input/output pin.
			PU	0	<b>USB1_ULPI_STP</b> — ULPI link STP signal. Asserted to end or interrupt transfers to the PHY.			
							-	R — Function reserved.
				0	LCD_VD4 — LCD data.			
				0	LCD_PWR — LCD panel power enable.			
							-	R — Function reserved.
							-	R — Function reserved.
							I	<b>T0_CAP3</b> — Capture input 3 of timer 0.
P8_8	L1	-	49	-	[2]	N;	-	R — Function reserved.
						PU	I	<b>USB1_ULPI_CLK</b> — ULPI link CLK signal. 60 MHz clock generated by the PHY.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							0	CGU_OUT0 — CGU spare clock output 0.
							0	I2S1_TX_MCLK — I2S1 transmit master clock.
P9_0	T1	-	59	-	[2]	N;	I/O	<b>GPIO4[12]</b> — General purpose digital input/output pin.
						PU	0	<b>MCABORT</b> — Motor control PWM, LOW-active fast abort.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							Ι	<b>ENET_CRS</b> — Ethernet Carrier Sense (MII interface).
				I/O	SGPIO0 — General purpose digital input/output pin.			
							I/O	SSP0_SSEL — Slave Select for SSP0.

 Table 3.
 Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
PA_2	K15	-	136	-	[3]	N;	I/O	GPIO4[9] — General purpose digital input/output pin.
						PU	I	<b>QEI_PHB</b> — Quadrature Encoder Interface PHB input.
							-	R — Function reserved.
							I	U2_RXD — Receiver input for USART2.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PA_3	H11	-	147	-	[3]	N;	I/O	GPIO4[10] — General purpose digital input/output pin.
						PU	I	QEI_PHA — Quadrature Encoder Interface PHA input.
							-	R — Function reserved.
							-	R — Function reserved.
						-	R — Function reserved.	
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PA_4	G13	-	151	-	[2]	N;	-	R — Function reserved.
						PU	0	CTOUT_9 — SCT output 9. Match output 3 of timer 3.
							-	R — Function reserved.
							I/O	EMC_A23 — External memory address line 23.
							I/O	GPIO5[19] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PB_0	B15	-	164	-	[2]	N;	-	R — Function reserved.
						PU	0	CTOUT_10 — SCT output 10. Match output 3 of timer 3.
							0	LCD_VD23 — LCD data.
							-	R — Function reserved.
							I/O	GPI05[20] — General purpose digital input/output pin.
							-	R — Function reserved.
								-
							-	R — Function reserved.

 Table 3.
 Pin description ...continued


Table 3.	Pin a	descriptioncontinued								
Pin name		LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description	
PD_7		T6	-	72	-	[2]	N;	-	R — Function reserved.	
							PU	I	CTIN_5 — SCT input 5. Capture input 2 of timer 2.	
								I/O	EMC_D21 — External memory data line 21.	
								-	R — Function reserved.	
								I/O	GPIO6[21] — General purpose digital input/output pin.	
								-	R — Function reserved.	
								-	R — Function reserved.	
								I/O	SGPI011 — General purpose digital input/output pin.	
PD_8		P8	-	74	-	[2]	N;	-	R — Function reserved.	
							PU	I	<b>CTIN_6</b> — SCT input 6. Capture input 1 of timer 3.	
							I/O	EMC_D22 — External memory data line 22.		
								-	R — Function reserved.	
								I/O	GPIO6[22] — General purpose digital input/output pin.	
								-	R — Function reserved.	
								-	R — Function reserved.	
								I/O	SGPI012 — General purpose digital input/output pin.	
PD_9		T11	-	84	-	[2]	N; PU	-	R — Function reserved.	
								0	<b>CTOUT_13</b> — SCT output 13. Match output 3 of timer 3.	
								I/O	EMC_D23 — External memory data line 23.	
								-	R — Function reserved.	
								I/O	<b>GPIO6[23]</b> — General purpose digital input/output pin.	
								-	R — Function reserved.	
								-	R — Function reserved.	
								I/O	SGPI013 — General purpose digital input/output pin.	
PD_10		P11	-	86	-	[2]	N;	-	R — Function reserved.	
							PU	I	<b>CTIN_1</b> — SCT input 1. Capture input 1 of timer 0. Capture input 1 of timer 2.	
								0	EMC_BLS3 — LOW active Byte Lane select signal 3.	
								-	R — Function reserved.	
								I/O	GPIO6[24] — General purpose digital input/output pin.	
								-	R — Function reserved.	
								-	R — Function reserved.	
								-	R — Function reserved.	

 Table 3.
 Pin description ...continued

Table 3.	Pin d	description continued								
Pin name		LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description	
PF_9		D6	-	203	-	[5]	N;	-	R — Function reserved.	
							PU	I/O	<b>U0_DIR</b> — RS-485/EIA-485 output enable/direction control for USART0.	
								0	CTOUT_1 — SCT output 1. Match output 3 of timer 3.	
								-	R — Function reserved.	
								I/O	GPI07[23] — General purpose digital input/output pin.	
								-	R — Function reserved.	
								I/O	SGPI03 — General purpose digital input/output pin.	
								-	R — Function reserved.	
			AI	<b>ADC1_2</b> — ADC1 and ADC0, input channel 2. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.						
PF_10		A3	-	205	-	[5]	N;	-	R — Function reserved.	
							PU	0	U0_TXD — Transmitter output for USART0.	
								-	R — Function reserved.	
								-	R — Function reserved.	
								I/O	GPI07[24] — General purpose digital input/output pin.	
								-	R — Function reserved.	
								I	<b>SD_WP</b> — SD/MMC card write protect input.	
								-	R — Function reserved.	
								AI	<b>ADC0_5</b> — ADC0 and ADC1, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.	
PF_11		A2	-	207	-	[5]	N;	-	R — Function reserved.	
							PU	I	U0_RXD — Receiver input for USART0.	
								-	R — Function reserved.	
								-	R — Function reserved.	
								I/O	GPI07[25] — General purpose digital input/output pin.	
								-	R — Function reserved.	
								0	<b>SD_VOLT2</b> — SD/MMC bus voltage select output 2.	
								-	R — Function reserved.	
				AI	<b>ADC1_5</b> — ADC1 and ADC0, input channel 5. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.					
	-	-	_	-			-	-		

 Table 3.
 Pin description ...continued

32-bit ARM Cortex-M4/M0 microcontroller



## 7.5 AHB multilayer matrix

## 7.6 Nested Vectored Interrupt Controller (NVIC)

The NVIC is an integral part of the Cortex-M4. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

The ARM Cortex-M0 co-processor has its own NVIC with 32 vectored interrupts. Most peripheral interrupts are shared between the Cortex-M0 and Cortex-M4 NVICs.

LPC435X\_3X\_2X\_1X

#### 32-bit ARM Cortex-M4/M0 microcontroller

• Each slice has a 32-bit pattern match filter.

## 7.18 AHB peripherals

#### 7.18.1 General Purpose DMA

The DMA controller allows peripheral-to memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional serial DMA transfers for a single source and destination. For example, a bidirectional port requires one stream for transmit and one for receives. The source and destination areas can each be either a memory region or a peripheral for master 1, but only memory for master 0.

#### 7.18.1.1 Features

- Eight DMA channels. Each channel can support a unidirectional transfer.
- 16 DMA request lines.
- Single DMA and burst DMA request signals. Each peripheral connected to the DMA Controller can assert either a burst DMA request or a single DMA request. The DMA burst size is set by programming the DMA Controller.
- Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral transfers are supported.
- Scatter or gather DMA is supported through the use of linked lists. This means that the source and destination areas do not have to occupy contiguous areas of memory.
- Hardware DMA channel priority.
- AHB slave DMA programming interface. The DMA Controller is programmed by writing to the DMA control registers over the AHB slave interface.
- Two AHB bus masters for transferring data. These interfaces transfer data when a DMA request goes active. Master 1 can access memories and peripherals, master 0 can access memories only.
- 32-bit AHB master bus width.
- Incrementing or non-incrementing addressing for source and destination.
- Programmable DMA burst size. The DMA burst size can be programmed to more efficiently transfer data.
- Internal four-word FIFO per channel.
- Supports 8, 16, and 32-bit wide transactions.
- Big-endian and little-endian support. The DMA Controller defaults to little-endian mode on reset.
- An interrupt to the processor can be generated on a DMA completion or when a DMA error has occurred.
- Raw interrupt status. The DMA error and DMA count raw interrupt status can be read prior to masking.

## 7.18.2 SPI Flash Interface (SPIFI)

The SPI Flash Interface allows low-cost serial flash memories to be connected to the ARM Cortex-M4 processor with little performance penalty compared to parallel flash devices with higher pin count.

#### 32-bit ARM Cortex-M4/M0 microcontroller

Function	LBGA256	TFBGA100	LQFP208	LQFP144
OE	EMC_OE	EMC_OE	EMC_OE	EMC_OE
WE	EMC_WE	EMC_WE	EMC_WE	EMC_WE
CKEOUT	EMC_ CKEOUT[3:0]	EMC_ CKEOUT[1:0]	EMC_ CKEOUT[1:0]	EMC_ CKEOUT[1:0]
CLK	EMC_CLK[3:0]; EMC_CLK01, EMC_CLK23	EMC_CLK0, EMC_CLK3; EMC_CLK01, EMC_CLK23	EMC_CLK0, EMC_CLK3; EMC_CLK01, EMC_CLK23	EMC_CLK0, EMC_CLK3; EMC_CLK01, EMC_CLK23
DQMOUT	EMC_ DQMOUT[3:0]	-	EMC_ DQMOUT[1:0]	EMC_ DQMOUT[1:0]
DYCS	EMC_ DYCS[3:0]	EMC_DYCS[1:0]	EMC_DYCS[2:0]	EMC_DYCS[1:0]
CAS	EMC_CAS	EMC_CAS	EMC_CAS	EMC_CAS
RAS	EMC_RAS	EMC_RAS	EMC_RAS	EMC_RAS

## Table 6. EMC pinout for different packages

#### 7.18.4.1 Features

- Dynamic memory interface support including single data rate SDRAM.
- Asynchronous static memory device support including RAM, ROM, and NOR flash, with or without asynchronous page mode.
- Low transaction latency.
- Read and write buffers to reduce latency and to improve performance.
- 8/16/32 data and 24 address lines wide static memory support.
- 16 bit and 32 bit wide chip select SDRAM memory support.
- Static memory features include:
  - Asynchronous page mode read
  - Programmable Wait States
  - Bus turnaround delay
  - Output enable and write enable delays
  - Extended wait
- Four chip selects for synchronous memory and four chip selects for static memory devices.
- Power-saving modes dynamically control EMC\_CKEOUT and EMC\_CLK signals to SDRAMs.
- Dynamic memory self-refresh mode controlled by software.
- Controller supports 2048 (A0 to A10), 4096 (A0 to A11), and 8192 (A0 to A12) row address synchronous memory parts. Those are typically 512 MB, 256 MB, and 128 MB parts, with 4, 8, 16, or 32 data bits per device.
- Separate reset domains allow the for auto-refresh through a chip reset if desired.
- SDRAM clock can run at full or half the Cortex-M4 core frequency.

Note: Synchronous static memory devices (synchronous burst mode) are not supported.

All information provided in this document is subject to legal disclaimers.

LPC435X 3X 2X 1X

© NXP Semiconductors N.V. 2016. All rights reserved.

#### 32-bit ARM Cortex-M4/M0 microcontroller

- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame
- DMA transfers supported by GPDMA

#### 7.19.5 I<sup>2</sup>C-bus interface

**Remark:** The LPC435x/3x/2x/1x each contain two I<sup>2</sup>C-bus interfaces.

The I<sup>2</sup>C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock line (SCL) and a Serial Data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (for example an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I<sup>2</sup>C is a multi-master bus and can be controlled by more than one bus master connected to it.

#### 7.19.5.1 Features

- I<sup>2</sup>C0 is a standard I<sup>2</sup>C compliant bus interface with open-drain pins. I<sup>2</sup>C0 also supports Fast mode plus with bit rates up to 1 Mbit/s.
- I<sup>2</sup>C1 uses standard I/O pins with bit rates of up to 400 kbit/s (Fast I<sup>2</sup>C-bus).
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I<sup>2</sup>C-bus can be used for test and diagnostic purposes.
- All I<sup>2</sup>C-bus controllers support multiple address recognition and a bus monitor mode.

#### 7.19.6 I<sup>2</sup>S interface

**Remark:** The LPC435x/3x/2x/1x each contain two I<sup>2</sup>S-bus interfaces.

The I<sup>2</sup>S-bus provides a standard communication interface for digital audio applications.

The  $l^2S$ -bus specification defines a 3-wire serial bus using one data line, one clock line, and one word select signal. The basic  $l^2S$ -bus connection has one master, which is always the master, and one slave. The  $l^2S$ -bus interface provides a separate transmit and receive channel, each of which can operate as either a master or a slave.

#### 32-bit ARM Cortex-M4/M0 microcontroller

There are three levels of the Code Read Protection:

- In level CRP1, access to the chip via the JTAG is disabled. Partial flash updates are allowed (excluding flash sector 0) using a limited set of the ISP commands. This level is useful when CRP is required and flash field updates are needed. CRP1 does prevent the user code from erasing all sectors.
- In level CRP2, access to the chip via the JTAG is disabled. Only a full flash erase and update using a reduced set of the ISP commands is allowed.
- In level CRP3, any access to the chip via the JTAG pins or the ISP is disabled. This
  mode also disables the ISP override using P2\_7 pin. If necessary, the application
  code must provide a flash update mechanism using the IAP calls or using the
  reinvoke ISP command to enable flash update via USART0. See Table 5.

#### CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.


## 7.24 Serial Wire Debug/JTAG

Debug and trace functions are integrated into the ARM Cortex-M4. Serial wire debug and trace functions are supported in addition to a standard JTAG debug and parallel trace functions. The ARM Cortex-M4 is configured to support up to eight breakpoints and four watch points.

Remark: Serial Wire Debug is supported for the ARM Cortex-M4 only,

The ARM Cortex-M0 coprocessor supports JTAG debug. A standard ARM Cortex-compliant debugger can debug the ARM Cortex-M4 and the ARM Cortex-M0 cores separately or both cores simultaneously.


**Remark:** In order to debug the ARM Cortex-M0, release the M0 reset by software in the RGU block.




#### LPC435X\_3X\_2X\_1X


© NXP Semiconductors N.V. 2016. All rights reserved.

### 32-bit ARM Cortex-M4/M0 microcontroller




Conditions:  $V_{DD(REG)(3V3)} = V_{DD(IO)} = 3.3$  V; normal-drive; EHD = 0x0.






Conditions:  $V_{DD(REG)(3V3)} = V_{DD(IO)} = 3.3 \text{ V};$ medium-drive; EHD = 0x1.



Conditions:  $V_{DD(REG)(3V3)} = V_{DD(IO)} = 3.3$  V; ultra high-drive; EHD = 0x3.




## **NXP Semiconductors**

## LPC435x/3x/2x/1x

#### 32-bit ARM Cortex-M4/M0 microcontroller

[9] A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system but the requirement t<sub>SU;DAT</sub> = 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>r(max)</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-mode I<sup>2</sup>C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.



## 11.10 I<sup>2</sup>S-bus interface

#### Table 25. Dynamic characteristics: I<sup>2</sup>S-bus interface pins

 $T_{amb} = -40$  °C to 105 °C; 2.4 V  $\leq V_{DD(REG)(3V3)} \leq 3.6$  V; 2.7 V  $\leq V_{DD(IO)} \leq 3.6$  V;  $C_L = 20$  pF. Conditions and data refer to I2S0 and I2S1 pins. Simulated values.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit			
common to input and output										
t <sub>r</sub>	rise time			-	4	-	ns			
t <sub>f</sub>	fall time			-	4	-	ns			
t <sub>WH</sub>	pulse width HIGH	on pins I2Sx_TX_SCK and I2Sx_RX_SCK		36	-	-	ns			
t <sub>WL</sub>	pulse width LOW	on pins I2Sx_TX_SCK and I2Sx_RX_SCK		36	-	-	ns			
output										
t <sub>v(Q)</sub>	data output valid time	on pin I2Sx_TX_SDA	[1]	-	4.4	-	ns			
		on pin I2Sx_TX_WS		-	4.3	-	ns			
input										
t <sub>su(D)</sub>	data input set-up time	on pin I2Sx_RX_SDA	[1]	-	0	-	ns			
		on pin I2Sx_RX_WS			0.20		ns			
t <sub>h(D)</sub>	data input hold time	on pin I2Sx_RX_SDA	[1]	-	3.7	-	ns			
		on pin I2Sx_RX_WS		-	3.9	-	ns			


[1] Clock to the I<sup>2</sup>S-bus interface BASE\_APB1\_CLK = 150 MHz; peripheral clock to the I<sup>2</sup>S-bus interface PCLK = BASE\_APB1\_CLK / 12. I<sup>2</sup>S clock cycle time T<sub>cy(clk)</sub> = 79.2 ns, corresponds to the SCK signal in the I<sup>2</sup>S-bus specification.

#### 32-bit ARM Cortex-M4/M0 microcontroller

## 13.3 RTC oscillator

In the RTC oscillator circuit, only the crystal (XTAL) and the capacitances  $C_{RTCX1}$  and  $C_{RTCX2}$  need to be connected externally. Typical capacitance values for  $C_{RTCX1}$  and  $C_{RTCX2}$  are  $C_{RTCX1/2} = 20$  (typical)  $\pm 4$  pF.

An external clock can be connected to RTCX1 if RTCX2 is left open. The recommended amplitude of the clock signal is  $V_{i(RMS)}$  = 100 mV to 200 mV with a coupling capacitance of 5 pF to 10 pF.



## 13.4 XTAL and RTCX Printed Circuit Board (PCB) layout guidelines

Connect the crystal on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors  $C_{X1}$ ,  $C_{X2}$ , and  $C_{X3}$  in case of third overtone crystal usage have a common ground plane. Also connect the external components to the ground plain. To keep the noise coupled in via the PCB as small as possible, make loops and parasitics as small as possible. Choose smaller values of  $C_{X1}$  and  $C_{X2}$  if parasitics increase in the PCB layout.

Ensure that no high-speed or high-drive signals are near the RTCX1/2 signals.

## 13.5 Standard I/O pin configuration

Figure 46 shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver enabled/disabled
- Digital input: Pull-up enabled/disabled
- Digital input: Pull-down enabled/disabled
- Digital input: Repeater mode enabled/disabled
- Digital input: Input buffer enabled/disabled
- Analog input

The default configuration for standard I/O pins is input buffer disabled and pull-up enabled. The weak MOS devices provide a drive capability equivalent to pull-up and pull-down resistors.

32-bit ARM Cortex-M4/M0 microcontroller

## 16. Abbreviations

Acronym C						
	Description					
ADC A	Analog-to-Digital Converter					
AHB A	Advanced High-performance Bus					
APB A	Advanced Peripheral Bus					
API A	Application Programming Interface					
BOD E	BrownOut Detection					
CAN C	Controller Area Network					
CMAC C	Cipher-based Message Authentication Code					
CSMA/CD C	Carrier Sense Multiple Access with Collision Detection					
DAC C	Digital-to-Analog Converter					
DC-DC D	Direct Current-to-Direct Current					
DMA D	Direct Memory Access					
GPIO G	General Purpose Input/Output					
IRC II	nternal RC					
IrDA Ir	nfrared Data Association					
JTAG J	Joint Test Action Group					
LCD L	Liquid Crystal Display					
LSB L	_east Significant Bit					
MAC	Media Access Control					
MCU N	MicroController Unit					
MIIM	Media Independent Interface Management					
n.c. n	not connected					
ОНСІ С	Open Host Controller Interface					
OTG C	On-The-Go					
PHY F	Physical Layer					
PLL F	Phase-Locked Loop					
PMC F	Power Mode Control					
PWM F	Pulse Width Modulator					
RIT F	Repetitive Interrupt Timer					
RMII F	Reduced Media Independent Interface					
SDRAM S	Synchronous Dynamic Random Access Memory					
SIMD	Single Instruction Multiple Data					
SPI S	Serial Peripheral Interface					
SSI S	Serial Synchronous Interface					
SSP S	Synchronous Serial Port					
UART L	Jniversal Asynchronous Receiver/Transmitter					
ULPI L	JTMI+ Low Pin Interface					
USART L	Universal Synchronous Asynchronous Receiver/Transmitter					
USB L	Jniversal Serial Bus					
UTMI L	JSB2.0 Transceiver Macrocell Interface					

LPC435X\_3X\_2X\_1X

© NXP Semiconductors N.V. 2016. All rights reserved.

Table 47. Revision history	1	Data shoot status	Change notice	Supercodes			
Document ID		Data sheet status	Change notice	-			
Modifications:	<ul> <li>SD/MMC timing data updated. See Table 35 "Dynamic characteristics: SD/MMC".</li> <li>IEEE standard 802.3 compliance added to Section 11.18. Covers Ethernet dynamic characteristics of ENET_MDIO and ENET_MDC signals.</li> </ul>						
	<ul> <li>SSP master mode timing diagram updated with SSEL timing parameters. See Figure 31 "SSP in SPI mode and SPI master timing".</li> </ul>						
	<ul> <li>Parameters t<sub>lead</sub>, t<sub>lag</sub>, and t<sub>d</sub> added in Table 25 "Dynamic characteristics: SSP pins in SPI mode".</li> </ul>						
	<ul> <li>Parameter t<sub>CSLWEL</sub> with condition PB = 1 corrected: (WAITWEN + 1) × T<sub>cy(clk)</sub> added. See Table 29 "Dynamic characteristics: Static asynchronous external memory interface".</li> </ul>						
	<ul> <li>Parameter t<sub>CSLBLSL</sub> with condition PB = 0 corrected: (WAITWEN + 1) × T<sub>cy(clk)</sub> added. See Table 29 "Dynamic characteristics: Static asynchronous external memory interface".</li> </ul>						
	<ul> <li>Removed restriction on C_CAN bus usage. See CAN.1 errata in Ref. 2.</li> </ul>						
	General-purpose OTP size corrected.						
LPC435X_3X_2X_1X v.3	20121206	Preliminary data sheet	-	LPC4357_53_37_33 v.2.1			
Modifications:	TFBGA18	0 packages removed.	1				
	Part LPC432x and LPC431x added.						
	<ul> <li>SCT dithe</li> </ul>	engine added and SCT bi-directional event enable features added.					
	<ul> <li>Figure 10 "Dual-core debug configuration" added.</li> </ul>						
	<ul> <li>T = 105 °C data added in Figure 20 to Figure 23.</li> </ul>						
	<ul> <li>Change symbol names and parameter names in Table 21.</li> </ul>						
	<ul> <li>Parameter I<sub>LH</sub> updated for condition V<sub>I</sub> = 5 V and T<sub>amb</sub> = 25 °C/105 °C in Tab</li> <li>Power consumption data added in Section 10.1.</li> <li>SPIFI dynamic characteristics added in Section 11.16.</li> <li>IRC accuracy corrected to ± 2 % for T<sub>amb</sub> = -40 °C to 0 °C and T<sub>amb</sub> = 85 °C to</li> </ul>						
	<ul> <li>Pull-up an</li> </ul>	<ul> <li>Pull-up and Pull-down current data (Figure 24 and Figure 25) updated with data for T<sub>amb</sub> = 105 °C.</li> </ul>					
	<ul> <li>SPIFI maximum data rate changed to 52 MB per second.</li> </ul>						
		commendation for $V_{BAT}$ use added: The recommended operating condition for the ttery supply is $V_{DD(REG)(3V3)} > V_{BAT} + 0.2 V$ .					
	<ul> <li>Table 14 "Band gap characteristics" added.</li> </ul>						
	<ul> <li>Section 7.23.9 "Power Management Controller (PMC)" added.</li> </ul>						
		on of ADC pins on digital/analog input pins changed. Each input to the ADC cted to ADC0 and ADC1. See Table 3.					
	OTP memory size changed to 64 bit.						
	<ul> <li>Use of C_CAN peripheral restricted in Section 2.</li> </ul>						
	<ul> <li>ADC chan</li> </ul>	els limited to a total of 8 channels shared between ADC0 and ADC1.					
LPC4357_53_37_33 v.2.1	20120904	Preliminary data sheet	-	LPC4357_53_37_33 v.2			
Modifications:	<ul> <li>SSP0 boot pin functions corrected in Table 5 and Table 4. Pin P3_3 = SSP0_SCK, pin P3_6 = SSP0_SSEL, pin P3_7 = SSP0_MISO, pin P3_8 = SSP0_MOSI.</li> </ul>						
	SWD removed for ARM Cortex-M0.						
	BOD de-a	BOD de-assertion levels added in Table 13.					
	<ul> <li>Peripheral power consumption data added in Table 12.</li> </ul>						
	Minimum	value for all supply voltages o	hanged to -0.5 V	in Table 7.			

Table 47. Revision history ... continued