

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4/M0
Core Size	32-Bit Dual-Core
Speed	204MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, Motor Control PWM, POR, PWM, WDT
Number of I/O	83
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4333jbd144e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 32-bit ARM Cortex-M4/M0 microcontroller

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
P1_1	R2	K2	58	42	[2]	N; PU	I/O	<b>GPIO0[8]</b> — General purpose digital input/output pin. Boot pin (see <u>Table 5</u> ).
							0	<b>CTOUT_7</b> — SCT output 7. Match output 3 of timer 1.
							I/O	<b>EMC_A6</b> — External memory address line 6.
							I/O	<b>SGPI08</b> — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	<b>SSP0_MISO</b> — Master In Slave Out for SSP0.
							-	R — Function reserved.
							I/O	EMC_D13 — External memory data line 13.
P1_2	R3	K1	60	43	[2]	N; PU	I/O	<b>GPIO0[9]</b> — General purpose digital input/output pin. Boot pin (see <u>Table 5</u> ).
							0	CTOUT_6 — SCT output 6. Match output 2 of timer 1.
							I/O	EMC_A7 — External memory address line 7.
							I/O	SGPI09 — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	<b>SSP0_MOSI</b> — Master Out Slave in for SSP0.
							-	R — Function reserved.
							I/O	<b>EMC_D14</b> — External memory data line 14.
P1_3	P5	J1	61	44	[2]	N;	I/O	<b>GPIO0[10]</b> — General purpose digital input/output pin.
						PU	0	<b>CTOUT_8</b> — SCT output 8. Match output 0 of timer 2.
							I/O	<b>SGPIO10</b> — General purpose digital input/output pin.
							0	<b>EMC_OE</b> — LOW active Output Enable signal.
							0	<b>USB0_IND1</b> — USB0 port indicator LED control output 1.
							I/O	SSP1_MISO — Master In Slave Out for SSP1.
							-	R — Function reserved.
							0	<b>SD_RST</b> — SD/MMC reset signal for MMC4.4 card.
P1_4	Т3	J2	64	47	[2]	N;	I/O	<b>GPIO0[11]</b> — General purpose digital input/output pin.
						PU	0	<b>CTOUT_9</b> — SCT output 9. Match output 3 of timer 3.
							I/O	<b>SGPI011</b> — General purpose digital input/output pin.
							0	<b>EMC_BLS0</b> — LOW active Byte Lane select signal 0.
							0	<b>USB0_IND0</b> — USB0 port indicator LED control output 0.
							I/O	SSP1_MOSI — Master Out Slave in for SSP1.
							I/O	EMC_D15 — External memory data line 15.
							0	<b>SD_VOLT1</b> — SD/MMC bus voltage select output 1.

#### Table 3. Pin description ...continued

### 32-bit ARM Cortex-M4/M0 microcontroller

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state [1]	Type	Description
P2_9	H16	B10	144	102	[2]	N; PU	I/O	<b>GPIO1[10]</b> — General purpose digital input/output pin. Boot pin (see <u>Table 5</u> ).
							0	<b>CTOUT_3</b> — SCT output 3. Match output 3 of timer 0.
							I/O	U3_BAUD — Baud pin for USART3.
							I/O	<b>EMC_A0</b> — External memory address line 0.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P2_10	G16	E8	146	104	[2]	N;	I/O	GPIO0[14] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_2</b> — SCT output 2. Match output 2 of timer 0.
							0	U2_TXD — Transmitter output for USART2.
							I/O	<b>EMC_A1</b> — External memory address line 1.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P2_11	F16	A9	148	105	[2]	N;	I/O	GPIO1[11] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_5</b> — SCT output 5. Match output 3 of timer 3.
							I	U2_RXD — Receiver input for USART2.
							I/O	EMC_A2 — External memory address line 2.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P2_12	E15	B9	153	106	[2]	N;	I/O	GPIO1[12] — General purpose digital input/output pin.
						PU	0	CTOUT_4 — SCT output 4. Match output 3 of timer 3.
							-	R — Function reserved.
							I/O	EMC_A3 — External memory address line 3.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	<b>U2_UCLK</b> — Serial clock input/output for USART2 in synchronous mode.

 Table 3.
 Pin description ...continued

### 32-bit ARM Cortex-M4/M0 microcontroller

Pin name	I BGA256		TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
P9_1	Ν	6	-	66	-	[2]	N;	I/O	<b>GPIO4[13]</b> — General purpose digital input/output pin.
							PU	0	MCOA2 — Motor control PWM channel 2, output A.
								-	R — Function reserved.
								-	R — Function reserved.
								I/O	<b>I2S0_TX_WS</b> — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>PS-bus specification</i> .
								I	ENET_RX_ER — Ethernet receive error (MII interface).
								I/O	SGPIO1 — General purpose digital input/output pin.
								I/O	SSP0_MISO — Master In Slave Out for SSP0.
P9_2	N	8	-	70	-	[2]	N;	I/O	GPIO4[14] — General purpose digital input/output pin.
							PU	0	MCOB2 — Motor control PWM channel 2, output B.
								-	R — Function reserved.
								-	R — Function reserved.
								I/O	<b>I2S0_TX_SDA</b> — I2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I</i> <sup>2</sup> S-bus specification.
								I	ENET_RXD3 — Ethernet receive data 3 (MII interface).
								I/O	SGPIO2 — General purpose digital input/output pin.
								I/O	SSP0_MOSI — Master Out Slave in for SSP0.
P9_3	М	6	-	79	-	[2]	N;	I/O	GPIO4[15] — General purpose digital input/output pin.
							PU	0	MCOA0 — Motor control PWM channel 0, output A.
								0	<b>USB1_IND1</b> — USB1 Port indicator LED control output 1.
								-	R — Function reserved.
								-	R — Function reserved.
									ENET_RXD2 — Ethernet receive data 2 (MII interface).
								I/O	SGPI09 — General purpose digital input/output pin.
								0	U3_TXD — Transmitter output for USART3.
P9_4	Ν	10	-	92	-	[2]	N;	-	R — Function reserved.
							PU	0	<b>MCOB0</b> — Motor control PWM channel 0, output B.
								0	<b>USB1_IND0</b> — USB1 Port indicator LED control output 0.
								-	R — Function reserved.
								I/O	<b>GPIO5[17]</b> — General purpose digital input/output pin.
								0	ENET_TXD2 — Ethernet transmit data 2 (MII interface).
								I/O	SGPIO4 — General purpose digital input/output pin.
								I	U3_RXD — Receiver input for USART3.

 Table 3.
 Pin description ...continued

32-bit ARM Cortex-M4/M0 microcontroller

## 7. Functional description

### 7.1 Architectural overview

The ARM Cortex-M4 includes three AHB-Lite buses: the system bus, the I-CODE bus, and the D-code bus. The I-CODE and D-code core buses allow for concurrent code and data accesses from different slave ports.

The LPC435x/3x/2x/1x use a multi-layer AHB matrix to connect the ARM Cortex-M4 buses and other bus masters to peripherals in a flexible manner that optimizes performance by allowing peripherals that are on different slaves ports of the matrix to be accessed simultaneously by different bus masters.

An ARM Cortex-M0 co-processor is included in the LPC435x/3x/2x/1x, capable of off-loading the main ARM Cortex-M4 application processor. Most peripheral interrupts are connected to both processors. The processors communicate with each other via an interprocessor communication protocol.

## 7.2 ARM Cortex-M4 processor

The ARM Cortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals, and includes an internal prefetch unit that supports speculative branching. The ARM Cortex-M4 supports single-cycle digital signal processing and SIMD instructions. A hardware floating-point processor is integrated in the core. The processor includes an NVIC with up to 53 interrupts.

### 7.3 ARM Cortex-M0 co-processor

The ARM Cortex-M0 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption. The ARM Cortex-M0 co-processor uses a 3-stage pipeline von Neumann architecture and a small but powerful instruction set providing high-end processing hardware. In LPC43xx, the Cortex-M0 coprocessor hardware multiply is implemented as a 32-cycle iterative multiplier. The co-processor incorporates an NVIC with 32 interrupts.

### 7.4 Interprocessor communication

The ARM Cortex-M4 and ARM Cortex-M0 interprocessor communication is based on using shared SRAM as mailbox and one processor raising an interrupt on the other processor's NVIC, for example after it has delivered a new message in the mailbox. The receiving processor can reply by raising an interrupt on the sending processor's NVIC to acknowledge the message.

#### 32-bit ARM Cortex-M4/M0 microcontroller

Several boot modes are available if P2\_7 is LOW on reset depending on the values of the OTP bits BOOT\_SRC. If the OTP memory is not programmed or the BOOT\_SRC bits are all zero, the boot mode is determined by the states of the boot pins P2\_9, P2\_8, P1\_2, and P1\_1.

Table 4. Boot mode when OTP BOOT\_SRC bits are programmed

Boot mode	BOOT_SRC bit 3	BOOT_SRC bit 2	BOOT_SRC bit 1	BOOT_SRC bit 0	Description
Pin state	0	0	0	0	Boot source is defined by the reset state of P1_1, P1_2, P2_8 pins, and P2_9. See <u>Table 5.</u>
USART0	0	0	0	1	Enter ISP mode using USART0 pins P2_0 and P2_1.
SPIFI	0	0	1	0 Boot from Quad SPI flash connected to the S interface using pins P3_3 to P3_8.	
EMC 8-bit	0	0	1	1	Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.
EMC 16-bit	0	1	0	0	Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus.
EMC 32-bit	0	1	0	1	Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus.
USB0	0	1	1	0	Boot from USB0.
USB1	0	1	1	1	Boot from USB1.
SPI (SSP)	1	0	0	0	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_SSEL), P3_7 (function SSP0_MISO), and P3_8 (function SSP0_MOSI) <sup>[1]</sup> .
USART3	1	0	0	1	Enter ISP mode using USART3 pins P2_3 and P2_4.

[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI. **Remark:** Pin functions for SPIFI and SSP0 boot are different.

 Table 5.
 Boot mode when OPT BOOT\_SRC bits are zero

Boot mode	Pins				Description
	P2_9	P2_8	P1_2	P1_1	
USART0	LOW	LOW	LOW	LOW	Enter ISP mode using USART0 pins P2_0 and P2_1.
SPIFI	LOW	LOW	LOW	HIGH	Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8 <sup>[1]</sup> .
EMC 8-bit	LOW	LOW	HIGH	LOW	Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.
EMC 16-bit	LOW	LOW	HIGH	HIGH	Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus.
EMC 32-bit	LOW	HIGH	LOW	LOW	Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus.
USB0	LOW	HIGH	LOW	HIGH	Boot from USB0

LPC435X\_3X\_2X\_1X

65 of 162

### 32-bit ARM Cortex-M4/M0 microcontroller

Boot mode	Pins				Description
	P2_9	P2_8	P1_2	P1_1	
USB1	LOW	HIGH	HIGH	LOW	Boot from USB1.
SPI (SSP)	LOW	HIGH	HIGH	HIGH	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_SSEL), P3_7 (function SSP0_MISO), and P3_8 (function SSP0_MOSI) <sup>[1]</sup>
USART3	HIGH	LOW	LOW	LOW	Enter ISP mode using USART3 pins P2_3 and P2_4.

#### Table 5. Boot mode when OPT BOOT\_SRC bits are zero

[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI. **Remark:** Pin functions for SPIFI and SSP0 boot are different.

### 7.14 Memory mapping

The memory map shown in Figure 7 and Figure 8 is global to both the Cortex-M4 and the Cortex-M0 processors and all SRAM, flash, and EEPROM memory is shared between both processors. Each processor uses its own ARM private bus memory map for the NVIC and other system functions.

#### 32-bit ARM Cortex-M4/M0 microcontroller

• Each slice has a 32-bit pattern match filter.

### 7.18 AHB peripherals

#### 7.18.1 General Purpose DMA

The DMA controller allows peripheral-to memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional serial DMA transfers for a single source and destination. For example, a bidirectional port requires one stream for transmit and one for receives. The source and destination areas can each be either a memory region or a peripheral for master 1, but only memory for master 0.

#### 7.18.1.1 Features

- Eight DMA channels. Each channel can support a unidirectional transfer.
- 16 DMA request lines.
- Single DMA and burst DMA request signals. Each peripheral connected to the DMA Controller can assert either a burst DMA request or a single DMA request. The DMA burst size is set by programming the DMA Controller.
- Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral transfers are supported.
- Scatter or gather DMA is supported through the use of linked lists. This means that the source and destination areas do not have to occupy contiguous areas of memory.
- Hardware DMA channel priority.
- AHB slave DMA programming interface. The DMA Controller is programmed by writing to the DMA control registers over the AHB slave interface.
- Two AHB bus masters for transferring data. These interfaces transfer data when a DMA request goes active. Master 1 can access memories and peripherals, master 0 can access memories only.
- 32-bit AHB master bus width.
- Incrementing or non-incrementing addressing for source and destination.
- Programmable DMA burst size. The DMA burst size can be programmed to more efficiently transfer data.
- Internal four-word FIFO per channel.
- Supports 8, 16, and 32-bit wide transactions.
- Big-endian and little-endian support. The DMA Controller defaults to little-endian mode on reset.
- An interrupt to the processor can be generated on a DMA completion or when a DMA error has occurred.
- Raw interrupt status. The DMA error and DMA count raw interrupt status can be read prior to masking.

## 7.18.2 SPI Flash Interface (SPIFI)

The SPI Flash Interface allows low-cost serial flash memories to be connected to the ARM Cortex-M4 processor with little performance penalty compared to parallel flash devices with higher pin count.

#### 32-bit ARM Cortex-M4/M0 microcontroller

After a few commands configure the interface at startup, the entire flash content is accessible as normal memory using byte, halfword, and word accesses by the processor and/or DMA channels. Simple sequences of commands handle erasing and programming.

Many serial flash devices use a half-duplex command-driven SPI protocol for device setup and initialization and then move to a half-duplex, command-driven 4-bit protocol for normal operation. Different serial flash vendors and devices accept or require different commands and command formats. SPIFI provides sufficient flexibility to be compatible with common flash devices and includes extensions to help insure compatibility with future devices.

#### 7.18.2.1 Features

- Interfaces to serial flash memory in the main memory map.
- Supports classic and 4-bit bidirectional serial protocols.
- Half-duplex protocol compatible with various vendors and devices.
- Quad SPI Flash Interface (SPIFI) with 1-, 2-, or 4-bit data at rates of up to 52 MB per second.
- Supports DMA access.

### 7.18.3 SD/MMC card interface

The SD/MMC card interface supports the following modes to control:

- Secure Digital memory (SD version 3.0)
- Secure Digital I/O (SDIO version 2.0)
- Consumer Electronics Advanced Transport Architecture (CE-ATA version 1.1)
- MultiMedia Cards (MMC version 4.4)

### 7.18.4 External Memory Controller (EMC)

**Remark:** The EMC is available on all LPC435x/3x/2x/1x parts. The following memory bus widths are supported:

- LBGA256 packages: 32 bit
- TFBGA100 packages: 16 bit
- LQFP208 packages: 16 bit
- LQFP144 packages: 16 bit

The LPC435x/3x/2x/1x EMC is a Memory Controller peripheral offering support for asynchronous static memory devices such as RAM, ROM, and NOR flash. In addition, it can be used as an interface with off-chip memory-mapped devices and peripherals.

Function	LBGA256	TFBGA100	LQFP208	LQFP144
A	EMC_A[23:0]	EMC_A[13:0]	EMC_A[23:0]	EMC_A[15:0]
D	EMC_D[31:0]	EMC_D[7:0]	EMC_D[15:0]	EMC_D[15:0]
BLS	EMC_BLS[3:0]	EMC_BLS0	EMC_BLS[1:0]	EMC_BLS[1:0]
CS	EMC_CS[3:0]	EMC_CS0	EMC_CS[3:0]	EMC_CS[1:0]

Table 6. EMC pinout for different packages

#### 32-bit ARM Cortex-M4/M0 microcontroller

### 7.23.7 System PLL1

The PLL1 accepts an input clock frequency from an external oscillator in the range of 1 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz. This range is possible through an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider can be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset. After reset, software can enable the PLL. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100  $\mu$ s.

#### 7.23.8 Reset Generation Unit (RGU)

The RGU allows generation of independent reset signals for individual blocks and peripherals on the LPC435x/3x/2x/1x.

#### 7.23.9 Power Management Controller (PMC)

The PMC controls the power to the cores, peripherals, and memories.

The LPC435x/3x/2x/1x support the following power modes in order from highest to lowest power consumption:

- 1. Active mode
- 2. Sleep mode
- 3. Power-down modes:
  - a. Deep-sleep mode
  - b. Power-down mode
  - c. Deep power-down mode

Active mode and sleep mode apply to the state of the core. In a dual-core system, either core can be in active or sleep mode independently of the other core.

If the core is in Active mode, it is fully operational and can access peripherals and memories as configured by software. If the core is in Sleep mode, it receives no clocks, but peripherals and memories remain running.

Either core can enter sleep mode from active mode independently of the other core and while the other core remains in active mode or is in sleep mode.

Power-down modes apply to the entire system. In the Power-down modes, both cores and all peripherals except for peripherals in the always-on power domain are shut down. Memories can remain powered for retaining memory contents as defined by the individual power-down mode.

Either core in active mode can put the part into one of the three power down modes if the core is enabled to do so. If both cores are enabled for putting the system into power-down, then the system enters power-down only once both cores have received a WFI or WFE instruction.

32-bit ARM Cortex-M4/M0 microcontroller


# 10. Static characteristics


### Table 11. Static characteristics


 $T_{amb} = -40$  °C to +105 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
Supply pins							
V <sub>DD(IO)</sub>	input/output supply voltage		[17]	2.4	-	3.6	V
V <sub>DD(REG)(3V3)</sub>	regulator supply voltage (3.3 V)		[2]	2.4	-	3.6	V
V <sub>DDA(3V3)</sub>	analog supply voltage	on pin VDDA		2.4	-	3.6	V
	(3.3 V)	on pins USB0_VDDA3V3_ DRIVER and USB0_VDDA3V3		3.0	3.3	3.6	V
V <sub>BAT</sub>	battery supply voltage		[2]	2.4	-	3.6	V
V <sub>prog(pf)</sub>	polyfuse programming voltage	on pin VPP (for OTP)	[3]	2.7	-	3.6	V
I <sub>prog(pf)</sub>	polyfuse programming current	on pin VPP; OTP programming time ≤ 1.6 ms		-	-	30	mA
I <sub>DD(REG)</sub> (3V3)	regulator supply current (3.3 V)	Active mode; ARM Cortex-M0 core in reset; code					
		while(1){}					
		executed from RAM; all peripherals disabled; PLL1 enabled					
		CCLK = 12 MHz	[4]	-	10	-	mA
		CCLK = 60 MHz	[4]		28	-	mA
		CCLK = 120 MHz	[4]	-	51	-	mA
		CCLK = 180 MHz	[4]	-	74	-	mA
		CCLK = 204 MHz	[4]	-	83	-	mA
I <sub>DD(REG)(3V3)</sub>	regulator supply current (3.3 V)	after WFE/WFI instruction executed from RAM; all peripherals disabled; ARM Cortex-M0 core in reset					
		sleep mode	[4][5]	-	8.8	-	mA
		deep-sleep mode	[4]	-	145	-	μA
		power-down mode	[4]	-	23	-	μA
		deep power-down mode	[4][6]	-	0.05	-	μΑ
		deep power-down mode; VBAT floating	<u>[4]</u>	-	3.0	-	μΑ
I <sub>BAT</sub>	battery supply current	V <sub>BAT</sub> = 3.0 V; V <sub>DD(REG)(3V3)</sub> = 3.3 V	<u>[7]</u>	-		0.1	nA


### 32-bit ARM Cortex-M4/M0 microcontroller







32-bit ARM Cortex-M4/M0 microcontroller



## 10.3 Electrical pin characteristics

32-bit ARM Cortex-M4/M0 microcontroller

## 11. Dynamic characteristics

### 11.1 Flash/EEPROM memory

#### Table 15. Flash characteristics

 $T_{amb} = -40 \ ^{\circ}C$  to +105  $\ ^{\circ}C$ , unless otherwise specified.  $V_{DD(REG)(3V3)} = 2.4 \ V$  to 3.6 V for read operations;  $V_{DD(REG)(3V3)} = 2.7 \ V$  to 3.6 V for erase/program operations.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
N <sub>endu</sub>	endurance	sector erase/program	<u>[1]</u>	10000	-	-	cycles
		page erase/program; page in large sector		1000	-	-	cycles
		page erase/program; page in small sector		10000	-	-	cycles
t <sub>ret</sub>	retention time	powered		10	-	-	years
		unpowered		10	-	-	years
t <sub>er</sub>	erase time	page, sector, or multiple consecutive sectors		-	100	-	ms
t <sub>prog</sub>	programming time		[2]	-	1	-	ms

[1] Number of erase/program cycles.

[2] Programming times are given for writing 512 bytes from RAM to the flash. Data must be written to the flash in blocks of 512 bytes.


#### Table 16. EEPROM characteristics


 $T_{amb} = -40$  °C to +105 °C;  $V_{DD(REG)(3V3)} = 2.7$  V to 3.6 V.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f <sub>clk</sub>	clock frequency			800	1500	1600	kHz
N <sub>endu</sub>	endurance			100 000	-	-	cycles
t <sub>ret</sub>	retention time	$T_{amb} = -40 \ ^{\circ}C \ to +85 \ ^{\circ}C$		20	-	-	years
		$85 \text{ °C} < T_{amb} \le 105 \text{ °C}$		10	-		years
t <sub>a</sub>	access time	read		-	120	-	ns
-	erase/program; f <sub>clk</sub> = 1500 kHz		-	1.99	-	ms	
		erase/program; f <sub>clk</sub> = 1600 kHz		-	1.87	-	ms
t <sub>wait</sub>	wait time	read; RPHASE1	[1]	70	-	-	ns
		read; RPHASE2	[1]	35	-	-	ns
		write; PHASE1	[1]	20	-	-	ns
		write; PHASE2	[1]	40	-	-	ns
		write; PHASE3	[1]	10	-	-	ns

[1] See the LPC43xx user manual how to program the wait states for the different read (RPHASEx) and erase/program phases (PHASEx)

32-bit ARM Cortex-M4/M0 microcontroller





### 11.11 USART interface

#### Table 26. USART dynamic characteristics

 $T_{amb} = -40 \text{ °C to } 105 \text{ °C}; 2.4 \text{ V} \le V_{DD(REG)(3V3)} \le 3.6 \text{ V}; 2.7 \text{ V} \le V_{DD(IO)} \le 3.6 \text{ V}; C_L = 20 \text{ pF.}$ sampled at 10 % and 90 % of the signal level; EHS = 1 for all pins. Simulated values.

Symbol	Parameter	Min	Max	Unit
USART master (i	n synchronous mode)	I		<b>I</b>
t <sub>su(D)</sub>	data input set-up time	26.6	-	ns
t <sub>h(D)</sub>	data input hold time	0	-	ns
t <sub>v(Q)</sub>	data output valid time	0	10.4	ns
USART slave (in	synchronous mode)	·		<u>.</u>
t <sub>su(D)</sub>	data input set-up time	2.4	-	ns
t <sub>h(D)</sub>	data input hold time	0	-	ns
t <sub>v(Q)</sub>	data output valid time	4.3	24.3	ns

### 32-bit ARM Cortex-M4/M0 microcontroller

## 11.12 SSP interface

#### Table 27. Dynamic characteristics: SSP pins in SPI mode


 $T_{amb} = -40$  °C to +105 °C; 2.4 V  $\leq V_{DD(REG)(3V3)} \leq 3.6$  V; 2.7 V  $\leq V_{DD(IO)} \leq 3.6$  V;  $C_L = 20$  pF; sampled at 10 % and 90 % of the signal level; EHS = 1 for all pins. Simulated values.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
SSP mas	ter						_
T <sub>cy(clk)</sub>	clock cycle time	full-duplex mode	[1]	1/(25.5 × 10 <sup>6</sup> )	-	-	S
		when only transmitting		1/(51 × 10 <sup>6</sup> )	-	-	s
t <sub>DS</sub>	data set-up time	in SPI mode		12.2	-	-	ns
t <sub>DH</sub>	data hold time	in SPI mode		-3.6	-	-	ns
t <sub>v(Q)</sub>	data output valid time	in SPI mode		-	-	6.7	ns
t <sub>h(Q)</sub>	data output hold time	in SPI mode		-1.7	-	-	ns
t <sub>lead</sub>	lead time	continuous transfer mode SPI mode; CPOL = 0; CPHA = 0		T <sub>cy(clk)</sub> + 3.3	-	T <sub>cy(clk)</sub> + 8.2	ns
		SPI mode; CPOL = 0; CPHA = 1		$0.5\times T_{cy(clk)}+3.3$	-	$0.5 \times T_{cy(clk)} + 8.2$	ns
		SPI mode; CPOL = 1; CPHA = 0		$T_{cy(clk)}$ + 3.3	-	T <sub>cy(clk)</sub> + 8.2	ns
		SPI mode; CPOL = 1; CPHA = 1		$0.5\times T_{cy(clk)}+3.3$	-	$0.5 \times T_{cy(clk)} + 8.2$	ns
		synchronous serial frame mode		$0.5 \times T_{cy(clk)} + 3.3$	-	$0.5  imes T_{cy(clk)}$ + 8.2	ns
		microwire frame format		$T_{cy(clk)}$ + 3.3	-	T <sub>cy(clk)</sub> + 8.2	ns
t <sub>lag</sub>	lag time	continuous transfer mode SPI mode; CPOL = 0; CPHA = 0		$0.5 \times T_{cy(clk)}$	-	-	ns
		SPI mode; CPOL = 0; CPHA = 1		T <sub>cy(clk)</sub>	-	-	ns
		SPI mode; CPOL = 1; CPHA = 0		$0.5 \times T_{cy(clk)}$	-	-	ns
		SPI mode; CPOL = 1; CPHA = 1		T <sub>cy(clk)</sub>	-	-	ns
		synchronous serial frame mode		T <sub>cy(clk)</sub>	-	-	ns
		microwire frame format		$0.5  imes T_{cy(clk)}$	-	-	ns

### **NXP Semiconductors**

# LPC435x/3x/2x/1x

32-bit ARM Cortex-M4/M0 microcontroller



32-bit ARM Cortex-M4/M0 microcontroller

## 14. Package outline




Fig 51. Package outline LBGA256 package

All information provided in this document is subject to legal disclaimers.

LPC435X 3X 2X 1X

32-bit ARM Cortex-M4/M0 microcontroller




Fig 52. Package outline of the LQFP208 package

LPC435X 3X 2X 1X

#### 32-bit ARM Cortex-M4/M0 microcontroller




Fig 53. Package outline of the TFBGA100 package

All information provided in this document is subject to legal disclaimers.

LPC435X 3X 2X 1X

### 32-bit ARM Cortex-M4/M0 microcontroller

# 18. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes						
LPC435X_3X_2X_1X v.5.3	20160315	Product data sheet	-	LPC435X_3X_2X_1X v.5.2						
	<ul> <li>Updated <u>Table 32 "Dynamic characteristics: Dynamic external memory interface"</u>:</li> </ul>									
	Read cycl	Read cycle parameters t <sub>h(D)</sub> min value is 2.2 ns and max value is "-".								
LPC435X_3X_2X_1X v.5.2	20151126	Product data sheet		LPC435X_3X_2X_1X v.5.1						
Modifications:	Fixed cross references in Table 3 "Pin description".									
LPC435X_3X_2X_1X v.5.1	20151116	Product data sheet	2015110041	LPC435X_3X_2X_1X v.5						
Modifications:	<ul> <li>Updated Table 2 "Ordering options". TFBGA100 packages do not support ULPI interface.</li> </ul>									
	<ul> <li>Changed the EMC on TFBGA100 packages from 8 bit to 16 bit. See Section 7.18.4 "External Memory Controller (EMC)"</li> </ul>									
	<ul> <li>Fixed the sentence: the voltage divider should provide a reduction of 3.6 V/5.25 V or ~0.686 V to read the voltage divider should provide a reduction of 3.6 V/5.25 V or ~0.686 in Section 13.5.2 "Suggested USB interface solutions" on page 141.</li> </ul>									
	<ul> <li>Changed footnote 12 in Table 3 "Pin description" with the text: VPP is internally connected to VDDIO for all packages with the exception of the LFBGA256 package.</li> </ul>									
	<ul> <li>Updated the features of the SSP functional description: Maximum SSP speed in full-duplex mode of 25.5 Mbit/s; for transmit only 51 Mbit/s (master) and 11 Mbit/s (slave), see Section 7.19.4.1 "Features".</li> </ul>									
	<ul> <li>Updated SSP slave and SSP master values in Table 27 "Dynamic characteristics: SSP pins in SPI mode". Updated footnote 2 to: T<sub>cy(clk)</sub> ≥ 12 × T<sub>cy(PCLK)</sub>.</li> </ul>									
	- removed $t_{v(Q)}$ , data output valid time in SPI mode, minimum value of 3 $$ (1/PCLK) from SSP slave mode.									
	<ul> <li>added units to t<sub>d</sub>, delay time, for SSP slave and master mode.</li> </ul>									
	<ul> <li>Updated Figure 29 "I2S-bus timing (receive)".</li> </ul>									
	<ul> <li>Added GPCLKIN section and table. See Section 11.7 "GPCLKIN" and Table 22 "Dynamic characteristic: GPCLKIN".</li> </ul>									
		<ul> <li>Updated Table 11 "Static characteristics". I<sub>BAT</sub> in deep power-down mode; RTC running; V<sub>DD(REG)</sub> = VDDA = VDDIO = 0 V; Was: V<sub>DD(REG)(3V3)</sub> floating.</li> </ul>								
LPC435X_3X_2X_1X v.5	20150428	Product data sheet	201408004F01	LPC435X_3X_2X_1X v.4						

#### Table 47. Revision history