

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4/M0
Core Size	32-Bit Dual-Core
Speed	204MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, WDT
Number of I/O	49
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 4x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TFBGA
Supplier Device Package	100-TFBGA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4333jet100e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M4/M0 microcontroller

4.1 Ordering options

Table 2.Ordering options

	<u> </u>												
Type number	Flash total	Flash bank A	Flash bank B	Total SRAM	ГСD	Ethernet	USB0 (Host, Device, OTG)	USB1 (Host, Device)/ ULPI interface	Motor control PWM	QEI	ADC channels	Temperature range <u>[1]</u>	GPIO
LPC4357FET256	1 MB	512 kB	512 kB	136 kB	yes	yes	yes	yes/yes	yes	yes	8	F	164
LPC4357JET256	1 MB	512 kB	512 kB	136 kB	yes	yes	yes	yes/yes	yes	yes	8	J	164
LPC4357JBD208	1 MB	512 kB	512 kB	136 kB	yes	yes	yes	yes/yes	yes	yes	8	J	142
LPC4353FET256	512 kB	256 kB	256 kB	136 kB	yes	yes	yes	yes/yes	yes	yes	8	F	164
LPC4353JET256	512 kB	256 kB	256 kB	136 kB	yes	yes	yes	yes/yes	yes	yes	8	J	164
LPC4353JBD208	512 kB	256 kB	256 kB	136 kB	yes	yes	yes	yes/yes	yes	yes	8	J	142
LPC4337FET256	1 MB	512 kB	512 kB	136 kB	no	yes	yes	yes/yes	yes	yes	8	F	164
LPC4337JET256	1 MB	512 kB	512 kB	136 kB	no	yes	yes	yes/yes	yes	yes	8	J	164
LPC4337JBD144	1 MB	512 kB	512 kB	136 kB	no	yes	yes	yes/yes	yes	no	8	J	83
LPC4337JET100	1 MB	512 kB	512 kB	136 kB	no	yes	yes	yes/no	no	no	4	J	49
LPC4333FET256	512 kB	256 kB	256 kB	136 kB	no	yes	yes	yes/yes	yes	yes	8	F	164
LPC4333JET256	512 kB	256 kB	256 kB	136 kB	no	yes	yes	yes/yes	yes	yes	8	J	164
LPC4333JBD144	512 kB	256 kB	256 kB	136 kB	no	yes	yes	yes/yes	yes	no	8	J	83
LPC4333JET100	512 kB	256 kB	256 kB	136 kB	no	yes	yes	yes/no	no	no	4	J	49
LPC4327JBD144	1 MB	512 kB	512 kB	136 kB	no	no	yes	no/no	yes	no	8	J	83
LPC4327JET100	1 MB	512 kB	512 kB	136 kB	no	no	yes	no/no	no	no	4	J	49
LPC4325JBD144	768 kB	384 kB	384 kB	136 kB	no	no	yes	no/no	yes	no	8	J	83
LPC4325JET100	768 kB	384 kB	384 kB	136 kB	no	no	yes	no/no	no	no	4	J	49
LPC4323JBD144	512 kB	256 kB	256 kB	104 kB	no	no	yes	no/no	yes	no	8	J	83
LPC4323JET100	512 kB	256 kB	256 kB	104 kB	no	no	yes	no/no	no	no	4	J	49
LPC4322JBD144	512 kB	512 kB	0 kB	104 kB	no	no	yes	no/no	yes	no	8	J	83
LPC4322JET100	512 kB	512 kB	0 kB	104 kB	no	no	yes	no/no	no	no	4	J	49
LPC4317JBD144	1 MB	512 kB	512 kB	136 kB	no	no	no	no/no	yes	no	8	J	83
LPC4317JET100	1 MB	512 kB	512 kB	136 kB	no	no	no	no/no	no	no	4	J	49
LPC4315JBD144	768 kB	384 kB	384 kB	136 kB	no	no	no	no/no	yes	no	8	J	83
LPC4315JET100	768 kB	384 kB	384 kB	136 kB	no	no	no	no/no	no	no	4	J	49
LPC4313JBD144	512 kB	256 kB	256 kB	104 kB	no	no	no	no/no	yes	no	8	J	83
LPC4313JET100	512 kB	256 kB	256 kB	104 kB	no	no	no	no/no	no	no	4	J	49
LPC4312JBD144	512 kB	512 kB	0 kB	104 kB	no	no	no	no/no	yes	no	8	J	83
LPC4312JET100	512 kB	512 kB	0 kB	104 kB	no	no	no	no/no	no	no	4	J	49

[1] $J = -40 \degree C$ to +105 $\degree C$; $F = -40 \degree C$ to +85 $\degree C$.

32-bit ARM Cortex-M4/M0 microcontroller

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state [1]	0	Description
	LBG	TFB	LQFI	LQFI		Rese	Type	
P3_5	C12	B7	173	121	[2]	N;	I/O	GPIO1[15] — General purpose digital input/output pin.
						PU	-	R — Function reserved.
							-	R — Function reserved.
							I/O	SPIFI_SIO2 — I/O lane 2 for SPIFI.
							I	U1_RXD — Receiver input for UART 1.
							I/O	I2S0_TX_SDA — I2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the l^2S -bus specification.
							I/O	I2S1_RX_WS — Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I</i> ² S-bus specification.
							0	LCD_VD12 — LCD data.
P3_6	B13	C7	174	122	[2]	N;	I/O	GPIO0[6] — General purpose digital input/output pin.
	PU I		I/O	SPI_MISO — Master In Slave Out for SPI.				
							I/O	SSP0_SSEL — Slave Select for SSP0.
							I/O	SPIFI_MISO — Input 1 in SPIFI quad mode; SPIFI output IO1.
							-	R — Function reserved.
							I/O	SSP0_MISO — Master In Slave Out for SSP0.
							-	R — Function reserved.
							-	R — Function reserved.
P3_7	C11	D7	176	123	[2]	N; PU	-	R — Function reserved.
						PU	I/O	SPI_MOSI — Master Out Slave In for SPI.
							I/O	SSP0_MISO — Master In Slave Out for SSP0.
							I/O	SPIFI_MOSI — Input I0 in SPIFI quad mode; SPIFI output IO0.
							I/O	GPIO5[10] — General purpose digital input/output pin.
							I/O	SSP0_MOSI — Master Out Slave in for SSP0.
							-	R — Function reserved.
							-	R — Function reserved.
P3_8	C10	E7	179	124	[2]	N;	-	R — Function reserved.
						PU	I	SPI_SSEL — Slave Select for SPI. Note that this pin in an input pin only. The SPI in master mode cannot drive the CS input on the slave. Any GPIO pin can be used for SPI chip select in master mode.
							I/O	SSP0_MOSI — Master Out Slave in for SSP0.
							I/O	SPIFI_CS — SPIFI serial flash chip select.
							I/O	GPI05[11] — General purpose digital input/output pin.
							I/O	SSP0_SSEL — Slave Select for SSP0.
							-	R — Function reserved.
1	1				1		<u> </u>	

 Table 3.
 Pin description ...continued

LPC435X_3X_2X_1X

© NXP Semiconductors N.V. 2016. All rights reserved.

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state [1]	Type	Description
P8_2	K4	-	36	-	[3]	N;	I/O	GPIO4[2] — General purpose digital input/output pin.
						PU	0	USB0_IND0 — USB0 port indicator LED control output 0.
							-	R — Function reserved.
							I	MCI0 — Motor control PWM channel 0, input.
							I/O	SGPIO10 — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							0	T0_MAT2 — Match output 2 of timer 0.
P8_3	J3	-	37	-	[2]	N;	I/O	GPIO4[3] — General purpose digital input/output pin.
						PU	I/O	USB1_ULPI_D2 — ULPI link bidirectional data line 2.
							-	R — Function reserved.
							0	LCD_VD12 — LCD data.
							0	LCD_VD19 — LCD data.
							-	R — Function reserved.
							-	R — Function reserved.
							0	T0_MAT3 — Match output 3 of timer 0.
P8_4	J2	-	39	-	[2]	N;	I/O	GPIO4[4] — General purpose digital input/output pin.
						PU	I/O	USB1_ULPI_D1 — ULPI link bidirectional data line 1.
							-	R — Function reserved.
							0	LCD_VD7 — LCD data.
							0	LCD_VD16 — LCD data.
							-	R — Function reserved.
1							-	R — Function reserved.
1							I	T0_CAP0 — Capture input 0 of timer 0.
P8_5	J1	-	40	-	[2]	N;	I/O	GPIO4[5] — General purpose digital input/output pin.
						PU	I/O	USB1_ULPI_D0 — ULPI link bidirectional data line 0.
							-	R — Function reserved.
							0	LCD_VD6 — LCD data.
							0	LCD_VD8 — LCD data.
l							-	R — Function reserved.
							-	R — Function reserved.
							I	T0_CAP1 — Capture input 1 of timer 0.

 Table 3.
 Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
PC_6	H6	-	22	-	[2]	N;	-	R — Function reserved.
						PU	I/O	USB1_ULPI_D2 — ULPI link bidirectional data line 2.
							-	R — Function reserved.
							I	ENET_RXD2 — Ethernet receive data 2 (MII interface).
							I/O	GPIO6[5] — General purpose digital input/output pin.
							-	R — Function reserved.
							I	T3_CAP3 — Capture input 3 of timer 3.
							I/O	SD_DAT2 — SD/MMC data bus line 2.
PC_7	G5	-	-	-	[2]	N;	-	R — Function reserved.
						PU	I/O	USB1_ULPI_D1 — ULPI link bidirectional data line 1.
							-	R — Function reserved.
							I	ENET_RXD3 — Ethernet receive data 3 (MII interface).
							I/O	GPIO6[6] — General purpose digital input/output pin.
							-	R — Function reserved.
							0	T3_MAT0 — Match output 0 of timer 3.
							I/O	SD_DAT3 — SD/MMC data bus line 3.
PC_8	N4	-	-	-	[2]	N;	-	R — Function reserved.
						PU	I/O	USB1_ULPI_D0 — ULPI link bidirectional data line 0.
							-	R — Function reserved.
							I	ENET_RX_DV — Ethernet Receive Data Valid (RMII/MII interface).
							I/O	GPIO6[7] — General purpose digital input/output pin.
							-	R — Function reserved.
							0	T3_MAT1 — Match output 1 of timer 3.
							I	SD_CD — SD/MMC card detect input.
PC_9	K2	-	-	-	[2]	N;	-	R — Function reserved.
						PU	I	USB1_ULPI_NXT — ULPI link NXT signal. Data flow control signal from the PHY.
							-	R — Function reserved.
							I	ENET_RX_ER — Ethernet receive error (MII interface).
							I/O	GPIO6[8] — General purpose digital input/output pin.
							-	R — Function reserved.
							0	T3_MAT2 — Match output 2 of timer 3.
							0	SD_POW — SD/MMC power monitor output.

 Table 3.
 Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
PD_3	P4	-	-	-	[2]	N;	-	R — Function reserved.
l						PU	0	CTOUT_6 — SCT output 7. Match output 2 of timer 1.
l							I/O	EMC_D17 — External memory data line 17.
1							-	R — Function reserved.
1							I/O	GPIO6[17] — General purpose digital input/output pin.
l							-	R — Function reserved.
l							-	R — Function reserved.
L							I/O	SGPIO7 — General purpose digital input/output pin.
PD_4	T2	-	-	-	[2]	N;	-	R — Function reserved.
l						PU	0	CTOUT_8 — SCT output 8. Match output 0 of timer 2.
1							I/O	EMC_D18 — External memory data line 18.
l							-	R — Function reserved.
l							I/O	GPIO6[18] — General purpose digital input/output pin.
							-	R — Function reserved.
l							-	R — Function reserved.
							I/O	SGPIO8 — General purpose digital input/output pin.
PD_5	P6	-	-	-	[2]	N;	-	R — Function reserved.
1						PU	0	CTOUT_9 — SCT output 9. Match output 3 of timer 3.
l							I/O	EMC_D19 — External memory data line 19.
l							-	R — Function reserved.
l							I/O	GPIO6[19] — General purpose digital input/output pin.
l							-	R — Function reserved.
l							-	R — Function reserved.
							I/O	SGPIO9 — General purpose digital input/output pin.
PD_6	R6	-	68	-	[2]	N;	-	R — Function reserved.
l						PU	0	CTOUT_10 — SCT output 10. Match output 3 of timer 3.
l							I/O	EMC_D20 — External memory data line 20.
l							-	R — Function reserved.
l							I/O	GPIO6[20] — General purpose digital input/output pin.
1							-	R — Function reserved.
l							-	R — Function reserved.
l							I/O	SGPIO10 — General purpose digital input/output pin.

 Table 3.
 Pin description ...continued


32-bit ARM Cortex-M4/M0 microcontroller

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
Clock pins								
CLK0	N5	K3	62	45	<u>[4]</u>	О;	0	EMC_CLK0 — SDRAM clock 0.
						PU	0	CLKOUT — Clock output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SD_CLK — SD/MMC card clock.
							0	EMC_CLK01 — SDRAM clock 0 and clock 1 combined.
							I/O	SSP1_SCK — Serial clock for SSP1.
							I	ENET_TX_CLK (ENET_REF_CLK) — Ethernet Transmit Clock (MII interface) or Ethernet Reference Clock (RMII interface).
CLK1	T10	-	-	-	<u>[4]</u>	О;	0	EMC_CLK1 — SDRAM clock 1.
						PU	0	CLKOUT — Clock output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							0	CGU_OUT0 — CGU spare clock output 0.
							-	R — Function reserved.
							0	I2S1_TX_MCLK — I2S1 transmit master clock.
CLK2	D14	K6	141	99	<u>[4]</u>	О;	0	EMC_CLK3 — SDRAM clock 3.
						PU	0	CLKOUT — Clock output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SD_CLK — SD/MMC card clock.
							0	EMC_CLK23 — SDRAM clock 2 and clock 3 combined.
							0	I2S0_TX_MCLK — I2S transmit master clock.
							I/O	I2S1_RX_SCK — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I ² S-bus specification.
CLK3	P12	-	-	-	[4]	O;	0	EMC_CLK2 — SDRAM clock 2.
						PU	0	CLKOUT — Clock output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							0	CGU_OUT1 — CGU spare clock output 1.
							-	R — Function reserved.
							I/O	I2S1_RX_SCK — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I ² S-bus specification.

Table 3. Pin description ...continued

LPC435X_3X_2X_1X

32-bit ARM Cortex-M4/M0 microcontroller



7.5 AHB multilayer matrix

7.6 Nested Vectored Interrupt Controller (NVIC)

The NVIC is an integral part of the Cortex-M4. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

The ARM Cortex-M0 co-processor has its own NVIC with 32 vectored interrupts. Most peripheral interrupts are shared between the Cortex-M0 and Cortex-M4 NVICs.

LPC435X_3X_2X_1X

LPC435X_3X_2X_1X Product data sheet

0x400F 0000

0x400E 5000

0x400E 4000

0x400E 3000

0x400E 2000

0x400E 1000

0x400E 0000 0x400C 8000

0x400C 7000

0x400C 6000

0x400C 5000

0x400C 4000

0x400C 3000

0x400C 2000

0x400C 1000

0x400C 0000

0x400B 0000

0x400A 5000

0x400A 4000

0x400A 3000

0x400A 2000

0x400A 1000

0x400A 0000

0x4008 A000

0x4008 9000

0x4008 8000

0x4008 7000

0x4008 6000

0x4008 5000

0x4008 4000

0x4008 3000

0x4008 2000

0x4008 1000

0x4008 0000

reserved

ADC1

All information provided in this document is subject to legal disclaime Rev. 5. ω 15 March 2016

NXP Semiconductors N.V. 2016. All rights 89 of 162 reserved



	peripherals	CALE CALEMIAL MEMORIES AND	1. C.		RGU
ADC0	periprierais	ARM private bus	<u> </u>	clocking reset control <	CCU2
C_CAN0			0x6000 0000	peripherals	
DAC		reserved	0x4400 0000	P - P	CCU1
I2C1		peripheral bit band alias region	0x4200 0000		CGU
-		reserved			
GIMA		SGPIO	0x4010 1000		reserved
QEI		SPI	0x4010 0000		RTC/event monitor
SSP1	APB2	reserved	1. A Contraction of the second		OTP controller
timer3	peripherals	high-speed GPIO	0x400F 4000 peri 0x400F 2000 0x400F 1000 0x400F 0000	RTC domain	event router
timer2		reserved		peripherals	CREG
USART3		reserved			power mode control
USART2		reserved			backup registers
RI timer		APB3 peripherals			alarm timer
		reserved	0x400E 0000		
reserved		APB2 peripherals	- 0x400D 0000		reserved
C_CAN1	APB1		0x400C 0000		ethernet
I2S1 I2S0	peripherals	reserved	0x400B 0000		reserved
1250		APB1 peripherals	0x400A 0000		EEPROM controller
motor control PWM		reserved	→ 0x4009 0000		flash B controller
)	→ APB0 peripherals	0x4008 0000		flash A controller
GPIO GROUP1 interrupt)	reserved	1. J.		reserved
GPIO GROUP0 interrupt		clocking/reset peripherals	• 0x4006 0000	AHB	LCD
GPIO interrupts		RTC domain peripherals	0x4005 0000	peripherals	USB1
SCU	APB0	reserved	0x4004 0000		USB0
timer1	peripherals	· · · · · · · · · · · · · · · · · · ·			EMC
timer0	<pre>}</pre>	AHB peripherals SRAM, flash, EEPROM memories	0x4000 0000		SD/MMC
SSP0		SRAW, Hash, EEPROW memories SPIFI data, ROM	,		SPIFI
UART1 w/ modem		external memory banks	0x1000 0000		DMA
USART0		256 MB memory shadow area	0,0000,0000		reserved
WWDT	J		0x0000 0000		SCT

external memories and

0xFFFF FFFF

LPC435x/3x/2x/1x

APB3

NXP Semiconductors

0x4006 0000

0x4005 4000

0x4005 3000

0x4005 2000

0x4005 1000

0x4005 0000

0x4005 0000

0x4004 7000

0x4004 6000

0x4004 5000

0x4004 4000

0x4004 3000

0x4004 2000

0x4004 1000

0x4004 0000

0x4002 0000

0x4001 2000

0x4001 0000

0x4000 F000

0x4000 E000

0x4000 D000

0x4000 C000

0x4000 9000

0x4000 8000

0x4000 7000

0x4000 6000

0x4000 5000

0x4000 4000

0x4000 3000

0x4000 2000

0x4000 1000

0x4000 0000 002aah183

reserved

RGU

32-bit ARM Cortex-M4/M0 microcontroller

PC435x/3x/2x/1x

32-bit ARM Cortex-M4/M0 microcontroller

• Each slice has a 32-bit pattern match filter.

7.18 AHB peripherals

7.18.1 General Purpose DMA

The DMA controller allows peripheral-to memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional serial DMA transfers for a single source and destination. For example, a bidirectional port requires one stream for transmit and one for receives. The source and destination areas can each be either a memory region or a peripheral for master 1, but only memory for master 0.

7.18.1.1 Features

- Eight DMA channels. Each channel can support a unidirectional transfer.
- 16 DMA request lines.
- Single DMA and burst DMA request signals. Each peripheral connected to the DMA Controller can assert either a burst DMA request or a single DMA request. The DMA burst size is set by programming the DMA Controller.
- Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral transfers are supported.
- Scatter or gather DMA is supported through the use of linked lists. This means that the source and destination areas do not have to occupy contiguous areas of memory.
- Hardware DMA channel priority.
- AHB slave DMA programming interface. The DMA Controller is programmed by writing to the DMA control registers over the AHB slave interface.
- Two AHB bus masters for transferring data. These interfaces transfer data when a DMA request goes active. Master 1 can access memories and peripherals, master 0 can access memories only.
- 32-bit AHB master bus width.
- Incrementing or non-incrementing addressing for source and destination.
- Programmable DMA burst size. The DMA burst size can be programmed to more efficiently transfer data.
- Internal four-word FIFO per channel.
- Supports 8, 16, and 32-bit wide transactions.
- Big-endian and little-endian support. The DMA Controller defaults to little-endian mode on reset.
- An interrupt to the processor can be generated on a DMA completion or when a DMA error has occurred.
- Raw interrupt status. The DMA error and DMA count raw interrupt status can be read prior to masking.

7.18.2 SPI Flash Interface (SPIFI)

The SPI Flash Interface allows low-cost serial flash memories to be connected to the ARM Cortex-M4 processor with little performance penalty compared to parallel flash devices with higher pin count.

32-bit ARM Cortex-M4/M0 microcontroller

Table 0. Line pinout for unrerent packages											
Function	LBGA256	TFBGA100	LQFP208	LQFP144							
OE	EMC_OE	EMC_OE	EMC_OE	EMC_OE							
WE	EMC_WE	EMC_WE	EMC_WE	EMC_WE							
CKEOUT	EMC_ CKEOUT[3:0]	EMC_ CKEOUT[1:0]	EMC_ CKEOUT[1:0]	EMC_ CKEOUT[1:0]							
CLK	EMC_CLK[3:0]; EMC_CLK01, EMC_CLK23	EMC_CLK0, EMC_CLK3; EMC_CLK01, EMC_CLK23	EMC_CLK0, EMC_CLK3; EMC_CLK01, EMC_CLK23	EMC_CLK0, EMC_CLK3; EMC_CLK01, EMC_CLK23							
DQMOUT	EMC_ DQMOUT[3:0]	-	EMC_ DQMOUT[1:0]	EMC_ DQMOUT[1:0]							
DYCS	EMC_ DYCS[3:0]	EMC_DYCS[1:0]	EMC_DYCS[2:0]	EMC_DYCS[1:0]							
CAS	EMC_CAS	EMC_CAS	EMC_CAS	EMC_CAS							
RAS	EMC_RAS	EMC_RAS	EMC_RAS	EMC_RAS							

Table 6. EMC pinout for different packages

7.18.4.1 Features

- Dynamic memory interface support including single data rate SDRAM.
- Asynchronous static memory device support including RAM, ROM, and NOR flash, with or without asynchronous page mode.
- Low transaction latency.
- Read and write buffers to reduce latency and to improve performance.
- 8/16/32 data and 24 address lines wide static memory support.
- 16 bit and 32 bit wide chip select SDRAM memory support.
- Static memory features include:
 - Asynchronous page mode read
 - Programmable Wait States
 - Bus turnaround delay
 - Output enable and write enable delays
 - Extended wait
- Four chip selects for synchronous memory and four chip selects for static memory devices.
- Power-saving modes dynamically control EMC_CKEOUT and EMC_CLK signals to SDRAMs.
- Dynamic memory self-refresh mode controlled by software.
- Controller supports 2048 (A0 to A10), 4096 (A0 to A11), and 8192 (A0 to A12) row address synchronous memory parts. Those are typically 512 MB, 256 MB, and 128 MB parts, with 4, 8, 16, or 32 data bits per device.
- Separate reset domains allow the for auto-refresh through a chip reset if desired.
- SDRAM clock can run at full or half the Cortex-M4 core frequency.

Note: Synchronous static memory devices (synchronous burst mode) are not supported.

All information provided in this document is subject to legal disclaimers.

LPC435X 3X 2X 1X

© NXP Semiconductors N.V. 2016. All rights reserved.

32-bit ARM Cortex-M4/M0 microcontroller

- Supports both full-duplex and half-duplex operation
 - Supports CSMA/CD Protocol for half-duplex operation.
 - Supports IEEE 802.3x flow control for full-duplex operation.
 - Optional forwarding of received pause control frames to the user application in full-duplex operation.
 - Back-pressure support for half-duplex operation.
 - Automatic transmission of zero-quanta pause frame on deassertion of flow control input in full-duplex operation.
- Supports IEEE1588 time stamping and IEEE 1588 advanced time stamping (IEEE 1588-2008 v2).

7.19 Digital serial peripherals

7.19.1 UART1

Remark: The LPC435x/3x/2x/1x contain one UART with standard transmit and receive data lines.

UART1 also provides a full modem control handshake interface and support for RS-485/9-bit mode allowing both software address detection and automatic address detection using 9-bit mode.

UART1 includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.19.1.1 Features


- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Equipped with standard modem interface signals. This module also provides full support for hardware flow control.
- Support for RS-485/9-bit/EIA-485 mode (UART1).
- DMA support.


7.19.2 USART0/2/3

Remark: The LPC435x/3x/2x/1x contain three USARTs. In addition to standard transmit and receive data lines, the USARTs support a synchronous mode.

The USARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

32-bit ARM Cortex-M4/M0 microcontroller





11.11 USART interface

Table 26. USART dynamic characteristics


 $T_{amb} = -40 \text{ °C to } 105 \text{ °C}; 2.4 \text{ V} \le V_{DD(REG)(3V3)} \le 3.6 \text{ V}; 2.7 \text{ V} \le V_{DD(IO)} \le 3.6 \text{ V}; C_L = 20 \text{ pF.}$ sampled at 10 % and 90 % of the signal level; EHS = 1 for all pins. Simulated values.

Symbol	Parameter	Min	Max	Unit				
JSART master (in synchronous mode)								
t _{su(D)}	data input set-up time	26.6	-	ns				
t _{h(D)}	data input hold time	0	-	ns				
t _{v(Q)}	data output valid time	0	10.4	ns				
USART slave (in	synchronous mode)	·		<u>.</u>				
t _{su(D)}	data input set-up time	2.4	-	ns				
t _{h(D)}	data input hold time	0	-	ns				
t _{v(Q)}	data output valid time	4.3	24.3	ns				

LPC435X_3X_2X_1X


NXP Semiconductors

LPC435x/3x/2x/1x



NXP Semiconductors

LPC435x/3x/2x/1x




32-bit ARM Cortex-M4/M0 microcontroller


Table 44. Recommended values for $C_{X1/X2}$ in oscillation mode (crystal and external components parameters) low frequency mode

Fundamental oscillation frequency	Maximum crystal series resistance R _S	External load capacitors C_{X1}, C_{X2}
12 MHz	< 160 Ω	18 pF, 18 pF
	< 160 Ω	39 pF, 39 pF
16 MHz	< 120 Ω	18 pF, 18 pF
	< 80 Ω	33 pF, 33 pF
20 MHz	< 100 Ω	18 pF, 18 pF
	< 80 Ω	33 pF, 33 pF

Table 45.Recommended values for $C_{X1/X2}$ in oscillation mode (crystal and external
components parameters) high frequency mode

Fundamental oscillation frequency	Maximum crystal series resistance R _S	External load capacitors C_{X1} , C_{X2}
15 MHz	< 80 Ω	18 pF, 18 pF
20 MHz	< 80 Ω	39 pF, 39 pF
	< 100 Ω	47 pF, 47 pF






LPC435X_3X_2X_1X

32-bit ARM Cortex-M4/M0 microcontroller

13.3 RTC oscillator

In the RTC oscillator circuit, only the crystal (XTAL) and the capacitances C_{RTCX1} and C_{RTCX2} need to be connected externally. Typical capacitance values for C_{RTCX1} and C_{RTCX2} are $C_{RTCX1/2} = 20$ (typical) ± 4 pF.

An external clock can be connected to RTCX1 if RTCX2 is left open. The recommended amplitude of the clock signal is $V_{i(RMS)}$ = 100 mV to 200 mV with a coupling capacitance of 5 pF to 10 pF.



13.4 XTAL and RTCX Printed Circuit Board (PCB) layout guidelines

Connect the crystal on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors C_{X1} , C_{X2} , and C_{X3} in case of third overtone crystal usage have a common ground plane. Also connect the external components to the ground plain. To keep the noise coupled in via the PCB as small as possible, make loops and parasitics as small as possible. Choose smaller values of C_{X1} and C_{X2} if parasitics increase in the PCB layout.

Ensure that no high-speed or high-drive signals are near the RTCX1/2 signals.

13.5 Standard I/O pin configuration

Figure 46 shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver enabled/disabled
- Digital input: Pull-up enabled/disabled
- Digital input: Pull-down enabled/disabled
- Digital input: Repeater mode enabled/disabled
- Digital input: Input buffer enabled/disabled
- Analog input

The default configuration for standard I/O pins is input buffer disabled and pull-up enabled. The weak MOS devices provide a drive capability equivalent to pull-up and pull-down resistors.

32-bit ARM Cortex-M4/M0 microcontroller

On the LPC435x/3x/2x/1x, USBn_VBUS pins are 5 V tolerant only when VDDIO is applied and at operating voltage level. Therefore, if the USBn_VBUS function is connected to the USB connector and the device is self-powered, the USBn_VBUS pins must be protected for situations when VDDIO = 0 V.

If VDDIO is always at operating level while VBUS = 5 V, the USBn_VBUS pin can be connected directly to the VBUS pin on the USB connector.

For systems where VDDIO can be 0 V and VBUS is directly applied to the USBn_VBUS pins, precautions must be taken to reduce the voltage to below 3.6 V, which is the maximum allowable voltage on the USBn_VBUS pins in this case.

One method is to use a voltage divider to connect the USBn_VBUS pins to VBUS on the USB connector. The voltage divider ratio should be such that the USB_VBUS pin will be greater than 0.7VDDIO to indicate a logic HIGH while below the 3.6 V allowable maximum voltage.


For the following operating conditions

 $VBUS_{max} = 5.25 V$ VDDIO = 3.6 V,

the voltage divider should provide a reduction of 3.6 V/5.25 V or ~0.686 V.

For bus-powered devices, a regulator powered by USB can provide 3.3 V to VDDIO whenever bus power is present and ensure that power to the USBn_VBUS pins is always present when the 5 V VBUS signal is applied. See <u>Figure 49</u>.


Remark: Applying 5 V to the USBn_VBUS pins for a short time while the regulator ramps up might compromise the long-term reliability of the part but does not affect its function.



LPC435X_3X_2X_1X


NXP Semiconductors

LPC435x/3x/2x/1x



NXP Semiconductors

LPC435x/3x/2x/1x



32-bit ARM Cortex-M4/M0 microcontroller

19. Legal information

19.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

19.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2016. All rights reserved.

LPC435X 3X 2X 1X