



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "[Embedded - Microcontrollers](#)"

##### Details


Product Status	Active
Core Processor	ARM® Cortex®-M4/M0
Core Size	32-Bit Dual-Core
Speed	204MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, Microwire, QEI, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, LCD, Motor Control PWM, POR, PWM, WDT
Number of I/O	142
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4353jbd208e">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4353jbd208e</a>

## 6. Pinning information



### 6.1 Pinning



Transparent top view



Transparent top view

**Fig 2.** Pin configuration LBGA256 package**Fig 3.** Pin configuration TFBGA100 package**Fig 4.** Pin configuration LQFP208 package**Fig 5.** Pin configuration LQFP144 package

**Table 3.** Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state [1]	Type	Description
P1_12	R9	K7	78	56	[2]	N; PU	I/O	<b>GPIO1[5]</b> — General purpose digital input/output pin.
							I	<b>U1_DCD</b> — Data Carrier Detect input for UART1.
							-	R — Function reserved.
							I/O	<b>EMC_D5</b> — External memory data line 5.
							I	<b>T0_CAP1</b> — Capture input 1 of timer 0.
							-	R — Function reserved.
							I/O	<b>GPIO8</b> — General purpose digital input/output pin.
P1_13	R10	H8	83	60	[2]	N; PU	I/O	<b>GPIO1[6]</b> — General purpose digital input/output pin.
							O	<b>U1_TXD</b> — Transmitter output for UART1.
							-	R — Function reserved.
							I/O	<b>EMC_D6</b> — External memory data line 6.
							I	<b>T0_CAP0</b> — Capture input 0 of timer 0.
							-	R — Function reserved.
							I/O	<b>GPIO9</b> — General purpose digital input/output pin.
P1_14	R11	J8	85	61	[2]	N; PU	I/O	<b>GPIO1[7]</b> — General purpose digital input/output pin.
							I	<b>U1_RXD</b> — Receiver input for UART1.
							-	R — Function reserved.
							I/O	<b>EMC_D7</b> — External memory data line 7.
							O	<b>T0_MAT2</b> — Match output 2 of timer 0.
							-	R — Function reserved.
							I/O	<b>GPIO10</b> — General purpose digital input/output pin.
P1_15	T12	K8	87	62	[2]	N; PU	I/O	<b>GPIO0[2]</b> — General purpose digital input/output pin.
							O	<b>U2_TXD</b> — Transmitter output for USART2.
							I/O	<b>GPIO2</b> — General purpose digital input/output pin.
							I	<b>ENET_RXD0</b> — Ethernet receive data 0 (RMII/MII interface).
							O	<b>T0_MAT1</b> — Match output 1 of timer 0.
							-	R — Function reserved.
							I/O	<b>EMC_D8</b> — External memory data line 8.
							-	R — Function reserved.

Table 3. Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state [1]	Type	Description
P9_1	N6	-	66	-	[2]	N; PU	I/O	<b>GPIO4[13]</b> — General purpose digital input/output pin.
							O	<b>MCOA2</b> — Motor control PWM channel 2, output A.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	<b>I2S0_TX_WS</b> — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>I<sup>S</sup>S-bus specification</i> .
							I	<b>ENET_RX_ER</b> — Ethernet receive error (MII interface).
							I/O	<b>SGPIO1</b> — General purpose digital input/output pin.
							I/O	<b>SSP0_MISO</b> — Master In Slave Out for SSP0.
P9_2	N8	-	70	-	[2]	N; PU	I/O	<b>GPIO4[14]</b> — General purpose digital input/output pin.
							O	<b>MCOB2</b> — Motor control PWM channel 2, output B.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	<b>I2S0_TX_SDA</b> — I2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I<sup>S</sup>S-bus specification</i> .
							I	<b>ENET_RXD3</b> — Ethernet receive data 3 (MII interface).
							I/O	<b>SGPIO2</b> — General purpose digital input/output pin.
							I/O	<b>SSP0_MOSI</b> — Master Out Slave in for SSP0.
P9_3	M6	-	79	-	[2]	N; PU	I/O	<b>GPIO4[15]</b> — General purpose digital input/output pin.
							O	<b>MCOA0</b> — Motor control PWM channel 0, output A.
							O	<b>USB1_IND1</b> — USB1 Port indicator LED control output 1.
							-	R — Function reserved.
							-	R — Function reserved.
							I	<b>ENET_RXD2</b> — Ethernet receive data 2 (MII interface).
							I/O	<b>SGPIO9</b> — General purpose digital input/output pin.
							O	<b>U3_TXD</b> — Transmitter output for USART3.
P9_4	N10	-	92	-	[2]	N; PU	-	R — Function reserved.
							O	<b>MCOB0</b> — Motor control PWM channel 0, output B.
							O	<b>USB1_IND0</b> — USB1 Port indicator LED control output 0.
							-	R — Function reserved.
							I/O	<b>GPIO5[17]</b> — General purpose digital input/output pin.
							O	<b>ENET_TXD2</b> — Ethernet transmit data 2 (MII interface).
							I/O	<b>SGPIO4</b> — General purpose digital input/output pin.
							I	<b>U3_RXD</b> — Receiver input for USART3.

Table 3. Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state [1]	Type	Description
PE_10	E14	-	154	-	[2]	N; PU	-	R — Function reserved.
							I	CTIN_3 — SCT input 3. Capture input 1 of timer 1.
							O	U1_DTR — Data Terminal Ready output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
							I/O	EMC_D29 — External memory data line 29.
							I/O	GPIO7[10] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PE_11	D16	-	-	-	[2]	N; PU	-	R — Function reserved.
							O	CTOUT_12 — SCT output 12. Match output 3 of timer 3.
							O	U1_TXD — Transmitter output for UART 1.
							I/O	EMC_D30 — External memory data line 30.
							I/O	GPIO7[11] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PE_12	D15	-	-	-	[2]	N; PU	-	R — Function reserved.
							O	CTOUT_11 — SCT output 11. Match output 3 of timer 2.
							I	U1_RXD — Receiver input for UART 1.
							I/O	EMC_D31 — External memory data line 31.
							I/O	GPIO7[12] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PE_13	G14	-	-	-	[2]	N; PU	-	R — Function reserved.
							O	CTOUT_14 — SCT output 14. Match output 2 of timer 3.
							I/O	I2C1_SDA — I <sup>2</sup> C1 data input/output (this pin does not use a specialized I <sup>2</sup> C pad).
							O	EMC_DQMOUT3 — Data mask 3 used with SDRAM and static devices.
							I/O	GPIO7[13] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.

## 7.5 AHB multilayer matrix




Fig 6. AHB multilayer matrix master and slave connections

## 7.6 Nested Vectored Interrupt Controller (NVIC)

The NVIC is an integral part of the Cortex-M4. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

The ARM Cortex-M0 co-processor has its own NVIC with 32 vectored interrupts. Most peripheral interrupts are shared between the Cortex-M0 and Cortex-M4 NVICs.

### 7.18.5 High-speed USB Host/Device/OTG interface (USB0)

**Remark:** USB0 is available on the following parts: LPC435x, LPC433x, LPC432x. USB0 is not available on the LPC431x parts.

The USB OTG module allows the LPC435x/3x/2x/1x to connect directly to a USB Host such as a PC (in device mode) or to a USB Device in host mode.

#### 7.18.5.1 Features

- Contains UTMI+ compliant high-speed transceiver (PHY).
- Complies with *Universal Serial Bus specification 2.0*.
- Complies with *USB On-The-Go supplement*.
- Complies with *Enhanced Host Controller Interface Specification*.
- Supports auto USB 2.0 mode discovery.
- Supports all high-speed USB-compliant peripherals.
- Supports all full-speed USB-compliant peripherals.
- Supports software Host Negotiation Protocol (HNP) and Session Request Protocol (SRP) for OTG peripherals.
- Supports interrupts.
- Supports Start Of Frame (SOF) frame length adjust.
- This module has its own, integrated DMA engine.
- USB interface electrical test software included in ROM USB stack.

### 7.18.6 High-speed USB Host/Device interface with ULPI (USB1)

**Remark:** USB1 is available on the following parts: LPC435x and LPC433x. USB1 is not available on the LPC432x and LPC431x parts.

The USB1 interface can operate as a full-speed USB Host/Device interface or can connect to an external ULPI PHY for High-speed operation.

#### 7.18.6.1 Features

- Complies with *Universal Serial Bus specification 2.0*.
- Complies with *Enhanced Host Controller Interface Specification*.
- Supports auto USB 2.0 mode discovery.
- Supports all high-speed USB-compliant peripherals if connected to external ULPI PHY.
- Supports all full-speed USB-compliant peripherals.
- Supports interrupts.
- Supports Start Of Frame (SOF) frame length adjust.
- This module has its own, integrated DMA engine.
- USB interface electrical test software included in ROM USB stack.

### 7.18.7 LCD controller

**Remark:** The LCD controller is only available on parts LPC435x. LCD is not available on parts LPC433x, LPC432x, and LPC431x.

Wake-up from sleep mode is caused by an interrupt or event in the core's NVIC. The interrupt is captured in the NVIC and an event is captured in the Event router. Both cores can wake up from sleep mode independently of each other.

Wake-up from the Power-down modes, Deep-sleep, Power-down, and Deep power-down, is caused by an event on the WAKEUP pins or an event from the RTC or alarm timer.

When waking up from Deep power-down mode, the part resets and attempts to boot.

#### 7.23.10 Power control

The LPC435x/3x/2x/1x feature several independent power domains to control power to the core and the peripherals (see [Figure 9](#)). The RTC and its associated peripherals (the alarm timer, the CREG block, the OTP controller, the back-up registers, and the event router) are located in the RTC power-domain. The main regulator or a battery supply can power the RTC. A power selector switch ensures that the RTC block is always powered on.

## 10. Static characteristics


**Table 11. Static characteristics** $T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
<b>Supply pins</b>						
$V_{DD(\text{IO})}$	input/output supply voltage		[17]	2.4	-	V
$V_{DD(\text{REG})(3V3)}$	regulator supply voltage (3.3 V)		[2]	2.4	-	V
$V_{DDA(3V3)}$	analog supply voltage (3.3 V)	on pin VDDA		2.4	-	V
		on pins USB0_VDDA3V3_DRIVER and USB0_VDDA3V3		3.0	3.3	V
$V_{\text{BAT}}$	battery supply voltage		[2]	2.4	-	V
$V_{\text{prog(pf)}}$	polyfuse programming voltage	on pin VPP (for OTP)	[3]	2.7	-	V
$I_{\text{prog(pf)}}$	polyfuse programming current	on pin VPP; OTP programming time $\leq$ 1.6 ms		-	30	mA
$I_{DD(\text{REG})(3V3)}$	regulator supply current (3.3 V)	Active mode; ARM Cortex-M0 core in reset; code  while(1){} executed from RAM; all peripherals disabled; PLL1 enabled				
		CCLK = 12 MHz	[4]	-	10	mA
		CCLK = 60 MHz	[4]		28	mA
		CCLK = 120 MHz	[4]	-	51	mA
		CCLK = 180 MHz	[4]	-	74	mA
		CCLK = 204 MHz	[4]	-	83	mA
$I_{DD(\text{REG})(3V3)}$	regulator supply current (3.3 V)	after WFE/WFI instruction executed from RAM; all peripherals disabled; ARM Cortex-M0 core in reset				
		sleep mode	[4][5]	-	8.8	mA
		deep-sleep mode	[4]	-	145	$\mu\text{A}$
		power-down mode	[4]	-	23	$\mu\text{A}$
		deep power-down mode	[4][6]	-	0.05	$\mu\text{A}$
		deep power-down mode; VBAT floating	[4]	-	3.0	$\mu\text{A}$
$I_{\text{BAT}}$	battery supply current	$V_{\text{BAT}} = 3.0 \text{ V}$ ; $V_{DD(\text{REG})(3V3)} = 3.3 \text{ V}$	[7]	-	0.1	nA

**Table 11. Static characteristics ...continued** $T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <sup>[1]</sup>	Max	Unit
$I_{BAT}$	battery supply current	$V_{DD(\text{REG})(3V3)} = 3.3\text{ V}$ ; $V_{BAT} = 3.6\text{ V}$	[8]	-	1.5	-	$\mu\text{A}$
		deep-sleep mode		-	1.5	-	$\mu\text{A}$
		power-down mode	[8]	-	1.5	-	$\mu\text{A}$
$I_{BAT}$	battery supply current	deep power-down mode	[8]	-	1.5	-	$\mu\text{A}$
		Deep power-down mode; RTC running; $V_{DD(\text{REG})} = VDDA =$ $VDDIO = 0\text{ V}$ ; $V_{BAT} = 3.3\text{ V}$		-	3.0	-	$\mu\text{A}$
$I_{DD(\text{IO})}$	I/O supply current	$V_{DD(\text{REG})(3V3)} =$ $V_{BAT} = 3.3\text{ V}$		-	1.5	-	$\mu\text{A}$
		deep sleep mode		-	< 0.1	-	$\mu\text{A}$
		power-down mode		-	< 0.1	-	$\mu\text{A}$
$I_{DDA}$	Analog supply current	deep power-down mode		-	< 0.1	-	$\mu\text{A}$
		on pin VDDA; deep sleep mode	[10]	-	0.4	-	$\mu\text{A}$
		power-down mode	[10]	-	0.4	-	$\mu\text{A}$
		deep power-down mode	[10]	-	0.007	-	$\mu\text{A}$
<b>RESET pin</b>							
$V_{IH}$	HIGH-level input voltage		[9]	$0.8 \times (V_{ps} - 0.35)$	-	5.5	V
$V_{IL}$	LOW-level input voltage		[9]	-0.5	-	$0.3 \times (V_{ps} - 0.1)$	V
$V_{hys}$	hysteresis voltage		[9]	$0.05 \times (V_{ps} - 0.35)$	-	-	V
<b>Standard I/O pins - normal drive strength</b>							
$C_I$	input capacitance			-	-	2	pF
$I_{LL}$	LOW-level leakage current	$V_I = 0\text{ V}$ ; on-chip pull-up resistor disabled		-	3	-	nA
$I_{LH}$	HIGH-level leakage current	$V_I = V_{DD(\text{IO})}$ ; on-chip pull-down resistor disabled		-	3	-	nA
		$V_I = 5\text{ V}$ ; $T_{amb} = 25^{\circ}\text{C}$		-	0.5	-	nA
		$V_I = 5\text{ V}$ ; $T_{amb} = 105^{\circ}\text{C}$		-	40	-	nA
$I_{OZ}$	OFF-state output current	$V_O = 0\text{ V}$ to $V_{DD(\text{IO})}$ ; on-chip pull-up/down resistors disabled; absolute value		-	3	-	nA
$V_I$	input voltage	pin configured to provide a digital function;		0	-	5.5	V
		$V_{DD(\text{IO})} \geq 2.4\text{ V}$		0	-	3.6	V

### 11.14 SSP/SPI timing diagrams



aaa-013462

Fig 31. SSP in SPI mode and SPI master timing





Fig 32. SSP in SPI mode and SPI slave timing

## 11.15 SPIFI

**Table 29. Dynamic characteristics: SPIFI**

$T_{amb} = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ;  $2.4\text{ V} \leq V_{DD(REG)(3V3)} \leq 3.6\text{ V}$ ;  $2.7\text{ V} \leq V_{DD(IO)} \leq 3.6\text{ V}$ .  $C_L = 20\text{ pF}$ . Sampled at 90 % and 10 % of the signal level. EHS = 1 for all pins. Simulated values.

Symbol	Parameter	Min	Max	Unit
$T_{cy(clk)}$	clock cycle time	9.6	-	ns
$t_{DS}$	data set-up time	3.2	-	ns
$t_{DH}$	data hold time	0	-	ns
$t_{V(Q)}$	data output valid time	-	3.2	ns
$t_{H(Q)}$	data output hold time	0.6	-	ns



**Fig 33. SPIFI timing (Mode 0)**

## 11.16 SGPIO timing

The following considerations apply to SGPIO timing:


- SGPIO input signals are synchronized by the internal clock SGPIO\_CLOCK. To guarantee that no samples are missed, all input signals should have a duration of at least one SGPIO\_CLOCK cycle plus the set-up and hold times.
- When an external clock input is used to generate output data, synchronization causes a latency of at least one SGPIO\_CLOCK cycle. The maximum output data rate is one output every two SGPIO\_CLOCK cycles.
- Synchronization also causes a latency of one SGPIO\_CLOCK cycle when sampling several inputs. This may cause inputs with very similar timings to be sampled with a difference of one SGPIO\_CLOCK cycle.


**Table 30. Dynamic characteristics: SGPIO**

$T_{amb} = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ;  $2.4 \text{ V} \leq V_{DD(\text{REG})(3V3)} \leq 3.6 \text{ V}$ ;  $2.7 \text{ V} \leq V_{DD(\text{IO})} \leq 3.6 \text{ V}$ . Simulated values.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{su(D)}$	data input set-up time		2	-	-	ns
$t_{h(D)}$	data input hold time		[1] $T_{\text{SGPIO}} + 2$	-	-	ns
$t_{su(D)}$	data input set-up time	sampled by SGPIO_CLOCK	[1] $T_{\text{SGPIO}} + 2$	-	-	ns
$t_{h(D)}$	data input hold time	sampled by SGPIO_CLOCK	[1] $T_{\text{SGPIO}} + 2$	-	-	ns
$t_{v(Q)}$	data output valid time		[1] -	-	$2 \times T_{\text{SGPIO}}$	ns
$t_{h(Q)}$	data output hold time		[1] $T_{\text{SGPIO}}$	-	-	ns
$t_{v(Q)}$	data output valid time	sampled by SGPIO_CLOCK	[1] -3	-	3	ns
$t_{h(Q)}$	data output hold time	sampled by SGPIO_CLOCK	[1] -3	-	3	ns


[1] SGPIO\_CLOCK is the internally generated SGPIO clock.  $T_{\text{SGPIO}} = 1/f_{\text{SGPIO\_CLOCK}}$ .

**Fig 34. SGPIO timing**



LQFP144: plastic low profile quad flat package; 144 leads; body 20 x 20 x 1.4 mm

SOT486-1



**Fig 54. Package outline for the LQFP144 package**

## 16. Abbreviations

---

**Table 46. Abbreviations**

Acronym	Description
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
APB	Advanced Peripheral Bus
API	Application Programming Interface
BOD	BrownOut Detection
CAN	Controller Area Network
CMAC	Cipher-based Message Authentication Code
CSMA/CD	Carrier Sense Multiple Access with Collision Detection
DAC	Digital-to-Analog Converter
DC-DC	Direct Current-to-Direct Current
DMA	Direct Memory Access
GPIO	General Purpose Input/Output
IRC	Internal RC
IrDA	Infrared Data Association
JTAG	Joint Test Action Group
LCD	Liquid Crystal Display
LSB	Least Significant Bit
MAC	Media Access Control
MCU	MicroController Unit
MIIM	Media Independent Interface Management
n.c.	not connected
OHCI	Open Host Controller Interface
OTG	On-The-Go
PHY	Physical Layer
PLL	Phase-Locked Loop
PMC	Power Mode Control
PWM	Pulse Width Modulator
RIT	Repetitive Interrupt Timer
RMII	Reduced Media Independent Interface
SDRAM	Synchronous Dynamic Random Access Memory
SIMD	Single Instruction Multiple Data
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
SSP	Synchronous Serial Port
UART	Universal Asynchronous Receiver/Transmitter
ULPI	UTMI+ Low Pin Interface
USART	Universal Synchronous Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
UTMI	USB2.0 Transceiver Macrocell Interface

## 17. References

---

- [1] LPC43xx User manual UM10503:  
[http://www.nxp.com/documents/user\\_manual/UM10503.pdf](http://www.nxp.com/documents/user_manual/UM10503.pdf)
- [2] LPC43xx Errata sheet:  
[http://www.nxp.com/documents/errata\\_sheet/ES\\_LPC43XX.pdf](http://www.nxp.com/documents/errata_sheet/ES_LPC43XX.pdf)

**Table 47. Revision history ...continued**

Document ID	Release date	Data sheet status	Change notice	Supersedes
Modifications:				
			<ul style="list-style-type: none"> <li>• SD/MMC timing data updated. See Table 35 “Dynamic characteristics: SD/MMC”.</li> <li>• IEEE standard 802.3 compliance added to Section 11.18. Covers Ethernet dynamic characteristics of ENET_MDIO and ENET_MDC signals.</li> <li>• SSP master mode timing diagram updated with SSEL timing parameters. See Figure 31 “SSP in SPI mode and SPI master timing”.</li> <li>• Parameters <math>t_{lead}</math>, <math>t_{lag}</math>, and <math>t_d</math> added in Table 25 “Dynamic characteristics: SSP pins in SPI mode”.</li> <li>• Parameter <math>t_{CSLWEL}</math> with condition <math>PB = 1</math> corrected: <math>(WAITWEN + 1) \times T_{cy(clk)}</math> added. See Table 29 “Dynamic characteristics: Static asynchronous external memory interface”.</li> <li>• Parameter <math>t_{CSLBLSL}</math> with condition <math>PB = 0</math> corrected: <math>(WAITWEN + 1) \times T_{cy(clk)}</math> added. See Table 29 “Dynamic characteristics: Static asynchronous external memory interface”.</li> <li>• Removed restriction on C_CAN bus usage. See CAN.1 errata in Ref. 2.</li> <li>• General-purpose OTP size corrected.</li> </ul>	
LPC435X_3X_2X_1X v.3	20121206	Preliminary data sheet	-	LPC4357_53_37_33 v.2.1
Modifications:				
			<ul style="list-style-type: none"> <li>• TFBGA180 packages removed.</li> <li>• Part LPC432x and LPC431x added.</li> <li>• SCT dither engine added and SCT bi-directional event enable features added.</li> <li>• Figure 10 “Dual-core debug configuration” added.</li> <li>• <math>T = 105^\circ\text{C}</math> data added in Figure 20 to Figure 23.</li> <li>• Change symbol names and parameter names in Table 21.</li> <li>• Parameter <math>I_{LH}</math> updated for condition <math>V_I = 5\text{ V}</math> and <math>T_{amb} = 25^\circ\text{C}/105^\circ\text{C}</math> in Table 11.</li> <li>• Power consumption data added in Section 10.1.</li> <li>• SPIFI dynamic characteristics added in Section 11.16.</li> <li>• IRC accuracy corrected to <math>\pm 2\%</math> for <math>T_{amb} = -40^\circ\text{C}</math> to <math>0^\circ\text{C}</math> and <math>T_{amb} = 85^\circ\text{C}</math> to <math>105^\circ\text{C}</math>.</li> <li>• Pull-up and Pull-down current data (Figure 24 and Figure 25) updated with data for <math>T_{amb} = 105^\circ\text{C}</math>.</li> <li>• SPIFI maximum data rate changed to 52 MB per second.</li> <li>• Recommendation for <math>V_{BAT}</math> use added: The recommended operating condition for the battery supply is <math>V_{DD(REG)(3V3)} &gt; V_{BAT} + 0.2\text{ V}</math>.</li> <li>• Table 14 “Band gap characteristics” added.</li> <li>• Section 7.23.9 “Power Management Controller (PMC)” added.</li> <li>• Description of ADC pins on digital/analog input pins changed. Each input to the ADC is connected to ADC0 and ADC1. See Table 3.</li> <li>• OTP memory size changed to 64 bit.</li> <li>• Use of C_CAN peripheral restricted in Section 2.</li> <li>• ADC channels limited to a total of 8 channels shared between ADC0 and ADC1.</li> </ul>	
LPC4357_53_37_33 v.2.1	20120904	Preliminary data sheet	-	LPC4357_53_37_33 v.2
Modifications:				
			<ul style="list-style-type: none"> <li>• SSP0 boot pin functions corrected in Table 5 and Table 4. Pin P3_3 = SSP0_SCK, pin P3_6 = SSP0_SSEL, pin P3_7 = SSP0_MISO, pin P3_8 = SSP0_MOSI.</li> <li>• SWD removed for ARM Cortex-M0.</li> <li>• BOD de-assertion levels added in Table 13.</li> <li>• Peripheral power consumption data added in Table 12.</li> <li>• Minimum value for all supply voltages changed to <math>-0.5\text{ V}</math> in Table 7.</li> </ul>	

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

## 20. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 21. Contents

---

<b>1</b>	<b>General description</b>	<b>1</b>	<b>7.18.6</b>	<b>High-speed USB Host/Device interface with ULPI (USB1)</b>	<b>74</b>
<b>2</b>	<b>Features and benefits</b>	<b>1</b>	<b>7.18.6.1</b>	<b>Features</b>	<b>74</b>
<b>3</b>	<b>Applications</b>	<b>4</b>	<b>7.18.7</b>	<b>LCD controller</b>	<b>74</b>
<b>4</b>	<b>Ordering information</b>	<b>5</b>	<b>7.18.7.1</b>	<b>Features</b>	<b>75</b>
4.1	Ordering options	6	7.18.8	Ethernet	75
<b>5</b>	<b>Block diagram</b>	<b>7</b>	<b>7.18.8.1</b>	<b>Features</b>	<b>75</b>
<b>6</b>	<b>Pinning information</b>	<b>8</b>	<b>7.19</b>	<b>Digital serial peripherals</b>	<b>76</b>
6.1	Pinning	8	7.19.1	UART1	76
6.2	Pin description	9	7.19.1.1	Features	76
<b>7</b>	<b>Functional description</b>	<b>61</b>	<b>7.19.2</b>	<b>USART0/2/3</b>	<b>76</b>
7.1	Architectural overview	61	7.19.2.1	Features	77
7.2	ARM Cortex-M4 processor	61	7.19.3	SPI serial I/O controller	77
7.3	ARM Cortex-M0 co-processor	61	7.19.3.1	Features	77
7.4	Interprocessor communication	61	7.19.4	SSP serial I/O controller	77
7.5	AHB multilayer matrix	62	7.19.4.1	Features	77
7.6	Nested Vectored Interrupt Controller (NVIC)	62	7.19.5	I <sup>2</sup> C-bus interface	78
7.6.1	Features	63	7.19.5.1	Features	78
7.6.2	Interrupt sources	63	7.19.6	I <sup>2</sup> S interface	78
7.7	System Tick timer (SysTick)	63	7.19.6.1	Features	79
7.8	Event router	63	7.19.7	C_CAN	79
7.9	Global Input Multiplexer Array (GIMA)	64	7.19.7.1	Features	79
7.9.1	Features	64	7.20	Counter/timers and motor control	79
7.10	On-chip static RAM	64	7.20.1	General purpose 32-bit timers/external event counters	79
7.11	On-chip flash memory	64	7.20.1.1	Features	80
7.12	EEPROM	64	7.20.2	Motor control PWM	80
7.13	Boot ROM	64	7.20.3	Quadrature Encoder Interface (QEI)	80
7.14	Memory mapping	66	7.20.3.1	Features	80
7.15	One-Time Programmable (OTP) memory	69	7.20.4	Repetitive Interrupt (RI) timer	81
7.16	General Purpose I/O (GPIO)	69	7.20.4.1	Features	81
7.16.1	Features	69	7.20.5	Windowed WatchDog Timer (WWDT)	81
7.17	Configurable digital peripherals	69	7.20.5.1	Features	81
7.17.1	State Configurable Timer (SCTimer/PWM) subsystem	69	7.21	Analog peripherals	82
7.17.1.1	Features	70	7.21.1	Analog-to-Digital Converter (ADC0/1)	82
7.17.2	Serial GPIO (SGPIO)	70	7.21.1.1	Features	82
7.17.2.1	Features	70	7.21.2	Digital-to-Analog Converter (DAC)	82
7.18	AHB peripherals	71	7.21.2.1	Features	82
7.18.1	General Purpose DMA	71	7.22	Peripherals in the RTC power domain	82
7.18.1.1	Features	71	7.22.1	RTC	82
7.18.2	SPI Flash Interface (SPIFI)	71	7.22.1.1	Features	82
7.18.2.1	Features	72	7.22.1.2	Event monitor/recorder	83
7.18.3	SD/MMC card interface	72	7.22.2	Alarm timer	83
7.18.4	External Memory Controller (EMC)	72	7.23	System control	83
7.18.4.1	Features	73	7.23.1	Configuration registers (CREG)	83
7.18.5	High-speed USB Host/Device/OTG interface (USB0)	74	7.23.2	System Control Unit (SCU)	84
7.18.5.1	Features	74	7.23.3	Clock Generation Unit (CGU)	84
			7.23.4	Internal RC oscillator (IRC)	84

**continued >**