

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

2 0 0 0 0 0	
Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M4/M0
Core Size	32-Bit Dual-Core
Speed	204MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, Microwire, QEI, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, Motor Control PWM, POR, PWM, WDT
Number of I/O	164
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-LBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4357fet256-551

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 32-bit ARM Cortex-M4/M0 microcontroller

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
P1_1	R2	K2	58	42	[2]	N; PU	I/O	<b>GPIO0[8]</b> — General purpose digital input/output pin. Boot pin (see <u>Table 5</u> ).
							0	<b>CTOUT_7</b> — SCT output 7. Match output 3 of timer 1.
							I/O	<b>EMC_A6</b> — External memory address line 6.
							I/O	<b>SGPI08</b> — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	<b>SSP0_MISO</b> — Master In Slave Out for SSP0.
							-	R — Function reserved.
							I/O	EMC_D13 — External memory data line 13.
P1_2	R3	K1	60	43	[2]	N; PU	I/O	<b>GPIO0[9]</b> — General purpose digital input/output pin. Boot pin (see <u>Table 5</u> ).
							0	CTOUT_6 — SCT output 6. Match output 2 of timer 1.
							I/O	EMC_A7 — External memory address line 7.
							I/O	SGPI09 — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	<b>SSP0_MOSI</b> — Master Out Slave in for SSP0.
							-	R — Function reserved.
							I/O	<b>EMC_D14</b> — External memory data line 14.
P1_3	P5	J1	61	44	[2]	N;	I/O	<b>GPIO0[10]</b> — General purpose digital input/output pin.
						PU	0	<b>CTOUT_8</b> — SCT output 8. Match output 0 of timer 2.
							I/O	<b>SGPIO10</b> — General purpose digital input/output pin.
							0	<b>EMC_OE</b> — LOW active Output Enable signal.
							0	<b>USB0_IND1</b> — USB0 port indicator LED control output 1.
							I/O	SSP1_MISO — Master In Slave Out for SSP1.
							-	R — Function reserved.
							0	<b>SD_RST</b> — SD/MMC reset signal for MMC4.4 card.
P1_4	Т3	J2	64	47	[2]	N;	I/O	<b>GPIO0[11]</b> — General purpose digital input/output pin.
						PU	0	<b>CTOUT_9</b> — SCT output 9. Match output 3 of timer 3.
							I/O	<b>SGPI011</b> — General purpose digital input/output pin.
							0	<b>EMC_BLS0</b> — LOW active Byte Lane select signal 0.
							0	<b>USB0_IND0</b> — USB0 port indicator LED control output 0.
							I/O	SSP1_MOSI — Master Out Slave in for SSP1.
							I/O	EMC_D15 — External memory data line 15.
							0	<b>SD_VOLT1</b> — SD/MMC bus voltage select output 1.

#### Table 3. Pin description ...continued

Table 3.	Pin a	escrip	otion	continu	ed				
Pin name		LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
PD_7		T6	-	72	-	[2]	N;	-	R — Function reserved.
							PU	I	CTIN_5 — SCT input 5. Capture input 2 of timer 2.
								I/O	EMC_D21 — External memory data line 21.
								-	R — Function reserved.
								I/O	GPIO6[21] — General purpose digital input/output pin.
								-	R — Function reserved.
								-	R — Function reserved.
								I/O	SGPI011 — General purpose digital input/output pin.
PD_8		P8	-	74	-	[2]	N;	-	R — Function reserved.
							PU	I	CTIN_6 — SCT input 6. Capture input 1 of timer 3.
								I/O	EMC_D22 — External memory data line 22.
								-	R — Function reserved.
								I/O	GPIO6[22] — General purpose digital input/output pin.
								-	R — Function reserved.
								-	R — Function reserved.
								I/O	SGPI012 — General purpose digital input/output pin.
PD_9		T11	-	84	-	[2]	N;	-	R — Function reserved.
							PU	0	<b>CTOUT_13</b> — SCT output 13. Match output 3 of timer 3.
								I/O	EMC_D23 — External memory data line 23.
								-	R — Function reserved.
								I/O	<b>GPIO6[23]</b> — General purpose digital input/output pin.
								-	R — Function reserved.
								-	R — Function reserved.
								I/O	SGPI013 — General purpose digital input/output pin.
PD_10		P11	-	86	-	[2]	N;	-	R — Function reserved.
							PU	I	<b>CTIN_1</b> — SCT input 1. Capture input 1 of timer 0. Capture input 1 of timer 2.
								0	EMC_BLS3 — LOW active Byte Lane select signal 3.
								-	R — Function reserved.
								I/O	GPIO6[24] — General purpose digital input/output pin.
								-	R — Function reserved.
								-	R — Function reserved.
								-	R — Function reserved.

 Table 3.
 Pin description ...continued

PE_14       C15       -       -       -       R       -       R       -       -       R       -       -       R       -       -       R       -       -       R       -       -       R       -       -       R       -       -       R       -       -       R       -       -       R       -       -       R       -       -       R </th <th>Pin name</th> <th>LBGA256</th> <th>TFBGA100</th> <th>LQFP208</th> <th>LQFP144</th> <th></th> <th>Reset state</th> <th>Type</th> <th>Description</th>	Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
PE_15     E13     -     -     R     -     R     -     Function reserved.       PE_15     E13     -     -     R     - <td>PE_14</td> <td>C15</td> <td>-</td> <td>-</td> <td>-</td> <td>[2]</td> <td>N;</td> <td>-</td> <td>R — Function reserved.</td>	PE_14	C15	-	-	-	[2]	N;	-	R — Function reserved.
PE_15     E13     -     -     Image: Ima							PU	-	R — Function reserved.
PE_15     E13     -     -     Image: Ima								-	R — Function reserved.
PE_15     E13     -     R     -     R - Function reserved.       PE_15     E13     -     R     -     R - Function reserved.       0     CTOUT_0 - SCT output 0. Match output 0 of timer 0.     V/0     I2C1_SCL - I2C1 clock input/output (this pin does not use a specialized 12C pad).       0     EMC_CKEOUT3 - SDRAM clock enable 3.     V/0     GPI07[15] - General purpose digital input/output pin.       -     R - Function reserved.     -     R - Function reserved.       PF_0     D12     -     159     -     I2       PF_0     D12     -     159     -     I2       PF_1     E11     -     159     -     I2       PF_1     E11     -     R     -     R - Function reserved.       -     R - Function reserved.     -     R - Function reserved.       -     R - Function reserved.     -     R - Function reserved.       -     R - Function reserved.     -     R - Function reserved.       -     R - Function reserved.     -     R - Function reserved.       -     R - Function reserved.     -     R - Function reserved.       -     R - Function reserved.     -     R - Function reserved.       -     R - Function reserved.     -     R - Function reserved. <tr< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>EMC_DYCS3 — SDRAM chip select 3.</td></tr<>								0	EMC_DYCS3 — SDRAM chip select 3.
PE_15     E13     -     -     R - Function reserved.       PE_15     E13     -     -     R - Function reserved.       0     CTOUT_0 - SCT output 0. Match output 0 of timer 0.       VO     VO     ISC1_SCL - I <sup>2</sup> C1 clock input/output (this pin does not use a specialized I2C pad).       0     EMC_CKEOUT3 - SDRAM clock enable 3.       VO     POT0[15] - General purpose digital input/output pin.       -     R - Function reserved.								I/O	GPI07[14] — General purpose digital input/output pin.
PE_15       E13       -       -       R - Function reserved.         PE_15       E13       -       -       R       -       R - Function reserved.         0       CTOUT_0 - SCT output 0. Match output 0 of timer 0.       VO       VO       ISC1_SCL - I2C1 clock input/output (this pin does not use a specialized I2C pad).         0       EMC_CKEOUT3 - SDRAM clock enable 3.       VO       GPI07[15] General purpose digital input/output pin.         R - Function reserved.       -       R - Function reserved.       -         PF_0       D12       -       159       2       VI       SSP0_SCK - Serial clock for SSP0.         PF_0       D12       -       159       2       VI       SPC_LKIN - General purpose clock input to the CGU.         -       R - Function reserved.       -       R - Function reserved.       -         PF_0       D12       -       159       YI       YI       SPC_LKIN - General purpose clock input to the CGU.         -       R - Function reserved.       -       R - Function reserved.       -       R - Function reserved.         PF_0       D12       -       159       YI       YI       YI       SPC_LKIN - General purpose clock input to the CGU.         -       R - Function reserved.       -								-	R — Function reserved.
PE_15     E13     -     -     I     I     N; PU     PU     -     R - Function reserved.       0     CTOUT_0 - SCT output 0. Match output 0 of timer 0.     I/O     I2C1_SCL - I <sup>2</sup> C1 clock input/output (this pin does not use a specialized I2C pad).       0     EMC_CKEOUT3 - SDRAM clock enable 3.       I/O     GPI07[15] - General purpose digital input/output pin.       -     R - Function reserved.								-	R — Function reserved.
PL     E     Image: Sector of the sec								-	R — Function reserved.
PF_0       D12       -       159       -       Image: Construction of the construction of	PE_15	E13	-	-	-	[2]		-	R — Function reserved.
PF_0       D12       -       159       -       [2]       O;       I/O       GPI07[15] — General purpose digital input/output pin.       -       R — Function reserved.         PF_0       D12       -       159       -       [2]       O;       I/O       SSP0_SCK — Serial clock for SSP0.       I       GPIC/LKIN — General purpose clock input to the CGU.       -       R — Function reserved.         PF_1       Final Provide the							PU	0	CTOUT_0 — SCT output 0. Match output 0 of timer 0.
PF_0     D12     -     159     -     C     PU     W    <								I/O	
PF_0       D12       -       159       -       Image: Constraint of the constrant of the constraint of the constraint of the constrain								0	EMC_CKEOUT3 — SDRAM clock enable 3.
PF_0     D12     -     159     -     Image: Constraint of the constrand of t								I/O	GPI07[15] — General purpose digital input/output pin.
PF_0       D12       -       IS9       -       IS9       O; PU       I/O       SSP0_SCK - Serial clock for SSP0.         PF_0       D12       -       IS9       -       IS9       O; PU       I/O       SSP0_SCK - Serial clock for SSP0.         I       GP_CLKIN - General purpose clock input to the CGU.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -								-	R — Function reserved.
PF_0D12-159-ISPUI/OSSP0_SCK — Serial clock for SSP0.IGP_CLKIN — General purpose clock input to the CGUR — Function reservedR — Function reserved <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td>R — Function reserved.</td></td<>								-	R — Function reserved.
PU       I       GP_CLKIN — General purpose clock input to the CGU.       .         I       GP_CLKIN — General purpose clock input to the CGU.       .         I       GP_CLKIN — General purpose clock input to the CGU.       .         I       GP_CLKIN — General purpose clock input to the CGU.       .         I       GP_CLKIN — General purpose clock input to the CGU.       .         I       R — Function reserved.       .         I       III I       .       .         III I       .       .       .         III I       . <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td>R — Function reserved.</td></td<>								-	R — Function reserved.
PF_1       E11       -       -       -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.       -       R - Function reserved.         0       I2S1_TX_MCLK - I2S1 transmit master clock.       -       R - Function reserved.       -         VO       ISSP0_SSEL - Slave Select for SSP0.       -       R - Function reserved.       -         VO       GPI07[16] - General purpose digital input/output pin.       -       R - Function reserved.       -         VO       SGPI00 - General purpose digital input/output pin.       -       R - Function reserved.       -	PF_0	D12	-	159	-	[2]		I/O	SSP0_SCK — Serial clock for SSP0.
PF_1       E11       -       -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.         -       R - Function reserved.       -       R - Function reserved.							PU	I	<b>GP_CLKIN</b> — General purpose clock input to the CGU.
PF_1       E11       -       -       R - Function reserved.       -       R - Function reserved.         PF_1       E11       -       -       -       R - Function reserved.         PF_1       E11       -       -       -       R - Function reserved.         VO       I2S1_TX_MCLK - I2S1 transmit master clock.         PF_1       E11       -       -       R - Function reserved.         VO       SSP0_SSEL - Slave Select for SSP0.       -       R - Function reserved.         VO       GPI07[16] - General purpose digital input/output pin.       -       R - Function reserved.         VO       SGPI00 - General purpose digital input/output pin.       -       R - Function reserved.								-	R — Function reserved.
PF_1     E11     -     -     R — Function reserved.       -     R — Function reserved.     -       0     I2S1_TX_MCLK — I2S1 transmit master clock.       -     R — Function reserved.       0     I2S1_TX_MCLK — I2S1 transmit master clock.       -     R — Function reserved.								-	R — Function reserved.
PF_1     E11     -     -     R — Function reserved.       0     I2S1_TX_MCLK — I2S1 transmit master clock.       PF_1     E11     -     -     R — Function reserved.								-	R — Function reserved.
PF_1       E11       -       -       Image: Constraint of the constrain								-	R — Function reserved.
PF_1       E11       -       -       R       -       R — Function reserved.         -       R       -       Function reserved.       -       R         -       R       -       Function reserved.       -         -       N;       -       R       -       Function reserved.         -       N;       SGPI00       -       General purpose digital input/output pin.								-	R — Function reserved.
PU       -       R — Function reserved.         I/O       SSP0_SSEL — Slave Select for SSP0.         -       R — Function reserved.         I/O       GPI07[16] — General purpose digital input/output pin.         -       R — Function reserved.         I/O       SGPI00 — General purpose digital input/output pin.								0	I2S1_TX_MCLK — I2S1 transmit master clock.
I/O       SSP0_SSEL — Slave Select for SSP0.         -       R — Function reserved.         I/O       GPI07[16] — General purpose digital input/output pin.         -       R — Function reserved.         I/O       SGPI00 — General purpose digital input/output pin.	PF_1	E11	-	-	-	[2]		-	R — Function reserved.
<ul> <li>- R — Function reserved.</li> <li>I/O GPI07[16] — General purpose digital input/output pin.</li> <li>- R — Function reserved.</li> <li>I/O SGPI00 — General purpose digital input/output pin.</li> </ul>							PU	-	R — Function reserved.
<ul> <li>I/O GPI07[16] — General purpose digital input/output pin.</li> <li>R — Function reserved.</li> <li>I/O SGPI00 — General purpose digital input/output pin.</li> </ul>								I/O	SSP0_SSEL — Slave Select for SSP0.
-     R — Function reserved.       I/O     SGPI00 — General purpose digital input/output pin.								-	R — Function reserved.
I/O <b>SGPI00</b> — General purpose digital input/output pin.								I/O	GPIO7[16] — General purpose digital input/output pin.
								-	R — Function reserved.
- R — Function reserved.								I/O	SGPI00 — General purpose digital input/output pin.
								-	R — Function reserved.

 Table 3.
 Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
XTAL1	D1	B1	18	12	<u>[8]</u>	-	I	Input to the oscillator circuit and internal clock generator circuits.
XTAL2	E1	C1	19	13	[8]	-	0	Output from the oscillator amplifier.
Power and gro	und pir	IS						
USB0_VDDA 3V3_DRIVER	F3	D1	24	16		-	-	Separate analog 3.3 V power supply for driver.
USB0 _VDDA3V3	G3	D2	25	17		-	-	USB 3.3 V separate power supply voltage.
USB0_VSSA _TERM	H3	D3	27	19		-	-	Dedicated analog ground for clean reference for termination resistors.
USB0_VSSA _REF	G1	F2	31	23		-	-	Dedicated clean analog ground for generation of reference currents and voltages.
VDDA	B4	B2	198	137		-	-	Analog power supply and ADC reference voltage.
VBAT	B10	C5	184	127		-	-	RTC power supply: 3.3 V on this pin supplies power to the RTC.
VDDREG	F10, F9, L8, L7	E4, E5, F4	135, 188, 195, 82, 33	94, 131, 59, 25			-	Main regulator power supply. Tie the VDDREG and VDDIO pins to a common power supply to ensure the same ramp-up time for both supply voltages.
VPP	E8	-	-	-	[12]	-	-	OTP programming voltage.
VDDIO	D7, E12, F7, F8, G10, H10, J6, J7, K7, L9, L10, N7, N13	F10, K5	6, 52, 57, 102, 110, 155, 160, 202	5, 36, 41, 71, 77, 107, 111, 141	[12]	-	-	I/O power supply. Tie the VDDREG and VDDIO pins to a common power supply to ensure the same ramp-up time for both supply voltages.

 Table 3.
 Pin description ...continued

### 32-bit ARM Cortex-M4/M0 microcontroller

In the two-counter case, the following operational elements are global to the SCTimer/PWM, but the last three can use match conditions from either counter:

- Clock selection
- Inputs
- Events
- Outputs
- Interrupts

### 7.17.1.1 Features

- Two 16-bit counters or one 32-bit counter.
- · Counters clocked by bus clock or selected input.
- Up counters or up-down counters.
- State variable allows sequencing across multiple counter cycles.
- The following conditions define an event: a counter match condition, an input (or output) condition, a combination of a match and/or and input/output condition in a specified state.
- Events control outputs, interrupts, and DMA requests.
  - Match register 0 can be used as an automatic limit.
  - In bi-directional mode, events can be enabled based on the count direction.
  - Match events can be held until another qualifying event occurs.
- Selected events can limit, halt, start, or stop a counter.
- Supports:
  - 8 inputs
  - 16 outputs
  - 16 match/capture registers
  - 16 events
  - 32 states
  - Match register 0 to 5 support a fractional component for the dither engine

### 7.17.2 Serial GPIO (SGPIO)

The Serial GPIOs offer standard GPIO functionality enhanced with features to accelerate serial stream processing.

### 7.17.2.1 Features

- Each SGPIO input/output slice can be used to perform a serial to parallel or parallel to serial data conversion.
- 16 SGPIO input/output slices each with a 32-bit FIFO that can shift the input value from a pin or an output value to a pin with every cycle of a shift clock.
- Each slice is double-buffered.
- Interrupt is generated on a full FIFO, shift clock, or pattern match.
- Slices can be concatenated to increase buffer size.

### 32-bit ARM Cortex-M4/M0 microcontroller

- Supports both full-duplex and half-duplex operation
  - Supports CSMA/CD Protocol for half-duplex operation.
  - Supports IEEE 802.3x flow control for full-duplex operation.
  - Optional forwarding of received pause control frames to the user application in full-duplex operation.
  - Back-pressure support for half-duplex operation.
  - Automatic transmission of zero-quanta pause frame on deassertion of flow control input in full-duplex operation.
- Supports IEEE1588 time stamping and IEEE 1588 advanced time stamping (IEEE 1588-2008 v2).

## 7.19 Digital serial peripherals

### 7.19.1 UART1

**Remark:** The LPC435x/3x/2x/1x contain one UART with standard transmit and receive data lines.

UART1 also provides a full modem control handshake interface and support for RS-485/9-bit mode allowing both software address detection and automatic address detection using 9-bit mode.

UART1 includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

### 7.19.1.1 Features

- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Equipped with standard modem interface signals. This module also provides full support for hardware flow control.
- Support for RS-485/9-bit/EIA-485 mode (UART1).
- DMA support.

### 7.19.2 USART0/2/3

**Remark:** The LPC435x/3x/2x/1x contain three USARTs. In addition to standard transmit and receive data lines, the USARTs support a synchronous mode.

The USARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

### 32-bit ARM Cortex-M4/M0 microcontroller

The timer/counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts, generate timed DMA requests, or perform other actions at specified timer values, based on four match registers. Each timer/counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

### 7.20.1.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- Counter or timer operation.
- Two 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event can also generate an interrupt.
- Four 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.
- Up to two match registers can be used to generate timed DMA requests.

## 7.20.2 Motor control PWM

The motor control PWM is a specialized PWM supporting 3-phase motors and other combinations. Feedback inputs are provided to automatically sense rotor position and use that information to ramp speed up or down. An abort input causes the PWM to release all motor drive outputs immediately. At the same time, the motor control PWM is highly configurable for other generalized timing, counting, capture, and compare applications.

## 7.20.3 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts angular displacement into two pulse signals. By monitoring both the number of pulses and the relative phase of the two signals, the user code can track the position, direction of rotation, and velocity. In addition, a third channel, or index signal, can be used to reset the position counter. The quadrature encoder interface decodes the digital pulses from a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, the QEI can capture the velocity of the encoder wheel.

### 7.20.3.1 Features

- Tracks encoder position.
- Increments/decrements depending on direction.
- Programmable for 2× or 4× position counting.
- Velocity capture using built-in timer.
- Velocity compare function with "less than" interrupt.

### 32-bit ARM Cortex-M4/M0 microcontroller

## 8. Limiting values

#### Table 7. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>DD(REG)(3V3)</sub>	regulator supply voltage (3.3 V)	on pin VDDREG		-0.5	3.6	V
V <sub>DD(IO)</sub>	input/output supply voltage	on pin VDDIO		-0.5	3.6	V
V <sub>DDA(3V3)</sub>	analog supply voltage (3.3 V)	on pin VDDA		-0.5	3.6	V
V <sub>BAT</sub>	battery supply voltage	on pin VBAT		-0.5	3.6	V
V <sub>prog(pf)</sub>	polyfuse programming voltage	on pin VPP		-0.5	3.6	V
VI	input voltage	when $V_{DD(IO)} \ge 2.4 \text{ V}$ 5 V tolerant digital I/O pins	[2]	-0.5	5.5	V
		ADC/DAC pins and digital I/O pins configured for an analog function		-0.5	V <sub>DDA(3V3)</sub>	V
		USB0 pins USB0_DP; USB0_DM;USB0_VBUS		-0.3	5.25	V
		USB0 pins USB0_ID; USB0_RREF		-0.3	3.6	V
		USB1 pins USB1_DP and USB1_DM		-0.3	5.25	V
I <sub>DD</sub>	supply current	per supply pin		-	100	mA
I <sub>SS</sub>	ground current	per ground pin		-	100	mA
l <sub>latch</sub>	I/O latch-up current	$-(0.5V_{DD(IO)}) < V_I < (1.5V_{DD(IO)});$ T <sub>j</sub> < 125 °C		-	100	mA
T <sub>stg</sub>	storage temperature		[3]	-65	+150	°C
P <sub>tot(pack)</sub>	total power dissipation (per package)	based on package heat transfer, not device power consumption		-	1.5	W
V <sub>ESD</sub>	electrostatic discharge voltage	human body model; all pins	[4]	-	2000	V

[1] The following applies to the limiting values:

a) Absolute maximum ratings state the extreme limits that the product can withstand without leading to irrecoverable failure. Failure includes the loss of reliability and shorter lifetime of the device. Conditions for functional operation of the part are shown in <u>Table 11</u> <u>"Static characteristics"</u>.

b) This product includes circuitry designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

c) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

[2] Including voltage on outputs in 3-state mode.

[3] Dependent on package type.

[4] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  series resistor.

## 32-bit ARM Cortex-M4/M0 microcontroller

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
I <sub>BAT</sub>	battery supply current	V <sub>DD(REG)(3V3)</sub> = 3.3 V; V <sub>BAT</sub> = 3.6 V	<u>[8]</u>				
		deep-sleep mode		-	1.5	-	μA
		power-down mode	[8]	-	1.5	-	μA
		deep power-down mode	<u>[8]</u>	-	1.5	-	μA
I <sub>BAT</sub>	battery supply current	Deep power-down mode; RTC running; $V_{DD(REG)} = VDDA =$ VDDIO = 0 V; $V_{BAT} = 3.3 V$ $V_{DD(REG)(3V3)} =$		-	3.0	-	μΑ
		$V_{BAT} = 3.3 V$			1.5	-	μA
I <sub>DD(IO)</sub>	I/O supply current	deep sleep mode		-	< 0.1	-	μA
		power-down mode		-	< 0.1	-	μA
		deep power-down mode		-	< 0.1	-	μA
I <sub>DDA</sub>	Analog supply current	on pin VDDA;	[10]	-	0.4	-	
		deep sleep mode					μA
		power-down mode	[10]	-	0.4	-	μA
		deep power-down mode	[10]	-	0.007	-	μA
RESET pin							
V <sub>IH</sub>	HIGH-level input voltage		<u>[9]</u>	$0.8 \times (V_{ps} - 0.35)$	-	5.5	V
V <sub>IL</sub>	LOW-level input voltage		<u>[9]</u>	-0.5	-	$0.3 \times (V_{ps} - 0.1)$	V
V <sub>hys</sub>	hysteresis voltage		<u>[9]</u>	$\begin{array}{c} 0.05\times(V_{ps}\\-\ 0.35) \end{array}$	-	-	V
Standard I/O	pins - normal drive strengt	h	1	1	4		
Cı	input capacitance			-	-	2	pF
ILL	LOW-level leakage current	V <sub>I</sub> = 0 V; on-chip pull-up resistor disabled		-	3	-	nA
I <sub>LH</sub>	HIGH-level leakage current	$V_I = V_{DD(IO)}$ ; on-chip pull-down resistor disabled		-	3	-	nA
		V <sub>I</sub> = 5 V; T <sub>amb</sub> = 25 °C		-	0.5	-	nA
		$V_{I} = 5 \text{ V}; \text{ T}_{amb} = 105 ^{\circ}\text{C}$		-	40	-	nA
I <sub>OZ</sub>	OFF-state output current	$V_O = 0 V$ to $V_{DD(IO)}$ ; on-chip pull-up/down resistors disabled; absolute value		-	3	-	nA
VI	input voltage	pin configured to provide a digital function;		0	-	5.5	V
		$V_{DD(IO)} \ge 2.4 \text{ V}$					
		$V_{DD(IO)} = 0 V$		0	-	3.6	V

## Table 11. Static characteristics ... continued

## 32-bit ARM Cortex-M4/M0 microcontroller

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -8 mA		V <sub>DD(IO)</sub> - 0.4	-	-	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 8 mA		-	-	0.4	V
I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4 \text{ V}$		-8	-	-	mA
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V		8	-	-	mA
I <sub>OHS</sub>	HIGH-level short-circuit output current	drive HIGH; connected to ground	[11]	-	-	86	mA
I <sub>OLS</sub>	LOW-level short-circuit output current	drive LOW; connected to $V_{DD(IO)}$	[11]	-	-	76	mA
I <sub>pd</sub>	pull-down current	$V_{I} = V_{DD(IO)}$	[13] [14] [15]	-	62	-	μΑ
I <sub>pu</sub>	pull-up current	V <sub>1</sub> = 0 V	[13] [14] [15]	-	-62	-	μΑ
		$V_{DD(IO)}$ < $V_I \le 5 V$		-	0	-	μA
Open-drain	<sup>2</sup> C0-bus pins	•		•			
V <sub>IH</sub>	HIGH-level input voltage			$0.7 \times V_{DD(IO)}$	-	-	V
V <sub>IL</sub>	LOW-level input voltage			-0.5	0.14	$0.3 \times V_{DD(IO)}$	V
V <sub>hys</sub>	hysteresis voltage			$0.1 \times V_{DD(IO)}$	-	-	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OLS</sub> = 3 mA		-	-	0.4	V
ILI	input leakage current	$V_{I} = V_{DD(IO)}$	[12]	-	4.5	-	μA
		V <sub>I</sub> = 5 V		-	-	10	μA
Oscillator pi	ns						
V <sub>i(XTAL1)</sub>	input voltage on pin XTAL1			-0.5	-	1.2	V
V <sub>o(XTAL2)</sub>	output voltage on pin XTAL2			-0.5	-	1.2	V
C <sub>io</sub>	input/output capacitance		[16]	-	-	0.8	pF
USB0 pins <sup>[1]</sup>	7]	. I		1		ų	I
VI	input voltage	on pins USB0_DP; USB0_DM; USB0_VBUS					
		$V_{DD(IO)} \ge 2.4 \text{ V}$		0	-	5.25	V
		$V_{DD(IO)} = 0 V$		0	-	3.6	V
R <sub>pd</sub>	pull-down resistance	on pin USB0_VBUS		48	64	80	kΩ

## Table 11.Static characteristics ...continued $T_{omb} = -40$ °C to +105 °C. unless otherwise specified.


### 32-bit ARM Cortex-M4/M0 microcontroller


[16] The parameter value specified is a simulated value excluding bond capacitance.

- [17] For USB operation 3.0 V  $\leq$  V<sub>DD((IO)</sub>  $\leq$  3.6 V. Guaranteed by design.
- [18] V<sub>DD(IO)</sub> present.

[19] Includes external resistors of 33  $\Omega\pm$  1 % on D+ and D–.


## **10.1** Power consumption







LPC435X 3X 2X 1X

### 32-bit ARM Cortex-M4/M0 microcontroller







### 32-bit ARM Cortex-M4/M0 microcontroller

- [2] Simulated using 10 cm of 50  $\Omega$  PCB trace with 5 pF receiver input. Rise and fall times measured between 80 % and 20 % of the full output signal level.
- [3] The slew rate is configured in the system control block in the SFSP registers using the EHS bit. See the LPC43xx user manual.
- [4]  $C_L = 20$  pF. Rise and fall times measured between 90 % and 10 % of the full input signal level.
- [5] The drive modes are configured in the system control block in the SFSP registers using the EHD bit. See the LPC43xx user manual.

## 11.9 I<sup>2</sup>C-bus

### Table 24. Dynamic characteristic: I<sup>2</sup>C-bus pins

 $T_{amb} = -40 \text{ °C to } +105 \text{ °C}; 2.4 \text{ V} \le V_{DD(REG)(3V3)} \le 3.6 \text{ V}.$ [1]

Symbol	Parameter		Conditions	Min	Max	Unit
f <sub>SCL</sub>	SCL clock frequency		Standard-mode	0	100	kHz
			Fast-mode	0	400	kHz
			Fast-mode Plus	0	1	MHz
t <sub>f</sub>	fall time	[3][4][5][6]	of both SDA and SCL signals Standard-mode	-	300	ns
			Fast-mode	20 + 0.1 × C <sub>b</sub>	300	ns
			Fast-mode Plus	-	120	ns
t <sub>LOW</sub>	LOW period of the SCL clock		Standard-mode	4.7	-	μs
			Fast-mode	1.3	-	μs
			Fast-mode Plus	0.5	-	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock		Standard-mode	4.0	-	μs
			Fast-mode	0.6	-	μs
			Fast-mode Plus	0.26	-	μs
t <sub>HD;DAT</sub>	data hold time	[2][3][7]	Standard-mode	0	-	μs
			Fast-mode	0	-	μs
			Fast-mode Plus	0	-	μs
t <sub>SU;DAT</sub>	data set-up time	[8][9]	Standard-mode	250	-	ns
			Fast-mode	100	-	ns
			Fast-mode Plus	50	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified. See the I<sup>2</sup>C-bus specification UM10204 for details.

[2] tHD;DAT is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.

[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the V<sub>IH</sub>(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.

[4] C<sub>b</sub> = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall times are allowed.

- [5] The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.
- [6] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
- [7] The maximum t<sub>HD;DAT</sub> could be 3.45 μs and 0.9 μs for Standard-mode and Fast-mode but must be less than the maximum of t<sub>VD;DAT</sub> or t<sub>VD;ACK</sub> by a transition time. This maximum must only be met if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
- [8] tSU;DAT is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.

LPC435X 3X 2X 1X

© NXP Semiconductors N.V. 2016. All rights reserved.

## 32-bit ARM Cortex-M4/M0 microcontroller

### Table 27. Dynamic characteristics: SSP pins in SPI mode

 $T_{amb} = -40$  °C to +105 °C; 2.4 V  $\leq V_{DD(REG)(3V3)} \leq 3.6$  V; 2.7 V  $\leq V_{DD(IO)} \leq 3.6$  V;  $C_L = 20$  pF; sampled at 10 % and 90 % of the signal level; EHS = 1 for all pins. Simulated values.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t <sub>d</sub>	delay time	continuous transfer mode		-	$0.5  imes T_{cy(clk)}$	-	ns
		SPI mode; CPOL = 0; CPHA = 0					
		SPI mode; CPOL = 0; CPHA = 1		-	n/a	-	ns
		SPI mode; CPOL = 1; CPHA = 0		-	$0.5 \times T_{\text{cy(clk)}}$	-	ns
		SPI mode; CPOL = 1; CPHA = 1		-	n/a	-	ns
		synchronous serial frame mode		-	T <sub>cy(clk)</sub>	-	ns
		microwire frame format		-	n/a	-	ns
SSP slav	'e						
PCLK	Peripheral clock frequency			-	-	204	MHz
T <sub>cy(clk)</sub>	clock cycle time		[2]	1/(11 × 10 <sup>6</sup> )	-	-	s
t <sub>DS</sub>	data set-up time	in SPI mode		1.5	-	-	ns
t <sub>DH</sub>	data hold time	in SPI mode		2	-	-	ns
t <sub>v(Q)</sub>	data output valid time	in SPI mode		-	-	[4 × (1/PCLK)] + 1	ns
t <sub>h(Q)</sub>	data output hold time	in SPI mode		4.5	-	-	ns
t <sub>lead</sub>	lead time	continuous transfer mode SPI mode; CPOL = 0; CPHA = 0		T <sub>cy(clk)</sub>	-	-	ns
		SPI mode; CPOL = 0; CPHA = 1		$0.5 \times T_{\text{cy(clk)}}$	-	-	ns
		SPI mode; CPOL = 1; CPHA = 0		T <sub>cy(clk)</sub>	-	-	ns
		SPI mode; CPOL = 1; CPHA = 1		$0.5 \times T_{cy(clk)}$	-	-	ns
		synchronous serial frame mode		$0.5  imes T_{cy(clk)}$	-	-	ns
		microwire frame format		T <sub>cy(clk)</sub>	-	-	ns


### 32-bit ARM Cortex-M4/M0 microcontroller

### 11.15 SPIFI

#### Table 29. Dynamic characteristics: SPIFI

 $T_{amb} = -40 \degree C$  to 105  $\degree C$ ; 2.4 V  $\leq V_{DD(REG)(3V3)} \leq 3.6$  V; 2.7 V  $\leq V_{DD(IO)} \leq 3.6$  V.  $C_L = 20 \ pF$ . Sampled at 90 % and 10 % of the signal level. EHS = 1 for all pins. Simulated values.

Symbol	Parameter	Min	Max	Unit
T <sub>cy(clk)</sub>	clock cycle time	9.6	-	ns
t <sub>DS</sub>	data set-up time	3.2	-	ns
t <sub>DH</sub>	data hold time	0	-	ns
t <sub>v(Q)</sub>	data output valid time	-	3.2	ns
t <sub>h(Q)</sub>	data output hold time	0.6	-	ns




## 11.16 SGPIO timing

The following considerations apply to SGPIO timing:

- SGPIO input signals are synchronized by the internal clock SGPIO\_CLOCK. To guarantee that no samples are missed, all input signals should have a duration of at least one SGPIO\_CLOCK cycle plus the set-up and hold times.
- When an external clock input is used to generate output data, synchronization causes a latency of at least one SGPIO\_CLOCK cycle. The maximum output data rate is one output every two SGPIO\_CLOCK cycles.
- Synchronization also causes a latency of one SGPIO\_CLOCK cycle when sampling several inputs. This may cause inputs with very similar timings to be sampled with a difference of one SGPIO\_CLOCK cycle.

## **NXP Semiconductors**

# LPC435x/3x/2x/1x




## 32-bit ARM Cortex-M4/M0 microcontroller

## 11.20 SD/MMC

#### Table 37. Dynamic characteristics: SD/MMC

 $T_{amb} = -40 \degree C$  to +105  $\degree C$ , 2.4 V  $\leq V_{DD(REG)(3V3)} \leq 3.6$  V; 2.7 V  $\leq V_{DD(IO)} \leq 3.6$  V,  $C_L = 20$  pF. SAMPLE\_DELAY = 0x9, DRV\_DELAY = 0x6 in the SDDELAY register, sampled at 90 % and 10 % of the signal level, EHS = 1 for SD\_CLK pin, EHS = 0 for SD\_DATn and SD\_CMD pins. Simulated values.

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>clk</sub>	clock frequency	on pin SD_CLK; data transfer mode	-	52	MHz
t <sub>su(D)</sub>	data input set-up time	on pins SD_DATn as inputs	5.2	-	ns
		on pins SD_CMD as inputs	7	-	ns
t <sub>h(D)</sub>	data input hold time	on pins SD_DATn as inputs	0.2	-	ns
·n(D)		on pins SD_CMD as inputs	-1		ns
t <sub>d(QV)</sub>	data output valid delay	on pins SD_DATn as outputs	-	15.7	ns
	time	on pins SD_CMD as outputs	-	15.9	ns
t <sub>h(Q)</sub>	data output hold time	on pins SD_DATn as outputs	3.5	-	ns
		on pins SD_CMD as outputs	3.5	-	ns



## 11.21 LCD

#### Table 38. Dynamic characteristics: LCD

 $T_{amb} = -40$  °C to 105 °C; 2.4 V  $\leq V_{DD(REG)(3V3)} \leq 3.6$  V; 2.7 V  $\leq V_{DD(IO)} \leq 3.6$  V; C<sub>L</sub> = 20 pF. Simulated values.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>clk</sub>	clock frequency	on pin LCD_DCLK	-	50	-	MHz
t <sub>d(QV)</sub>	data output valid delay time		-	-	17	ns
t <sub>h(Q)</sub>	data output hold time		8.5	-	-	ns

32-bit ARM Cortex-M4/M0 microcontroller




Fig 52. Package outline of the LQFP208 package

LPC435X 3X 2X 1X

## **NXP Semiconductors**

# LPC435x/3x/2x/1x

