

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M4/M0
Core Size	32-Bit Dual-Core
Speed	204MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, Microwire, QEI, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LCD, Motor Control PWM, POR, PWM, WDT
Number of I/O	142
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4357jbd208e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
P1_5	R5	J4	65	48	B Image: Signature Signature <th< td=""></th<>			
						PU	0	CTOUT_10 — SCT output 10. Match output 3 of timer 3.
							-	R — Function reserved.
							0	EMC_CS0 — LOW active Chip Select 0 signal.
							I	overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect
							I/O	SSP1_SSEL — Slave Select for SSP1.
							I/O	SGPIO15 — General purpose digital input/output pin.
							0	SD_POW — SD/MMC power monitor output.
P1_6	T4	K4	67	49	[2]		I/O	GPIO1[9] — General purpose digital input/output pin.
						PU	I	CTIN_5 — SCT input 5. Capture input 2 of timer 2.
								R — Function reserved.
							0	EMC_WE — LOW active Write Enable signal.
							-	R — Function reserved.
							0	EMC_BLS0 — LOW active Byte Lane select signal 0.
							I/O	SGPI014 — General purpose digital input/output pin.
							I/O	
P1_7	T5	G4	69	50	[2]		I/O	GPIO1[0] — General purpose digital input/output pin.
						PU	I	U1_DSR — Data Set Ready input for UART1.
							0	CTOUT_13 — SCT output 13. Match output 3 of timer 3.
							I/O	EMC_D0 — External memory data line 0.
							0	charge pump or power management unit); indicates that
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.

 Table 3.
 Pin description ...continued

32-bit ARM Cortex-M4/M0 microcontroller

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
P5_0	N3	-	53	37	[2]	N;	I/O	GPIO2[9] — General purpose digital input/output pin.
					 N; PU N; PU MCOB2 — Motor control PWM channel 2, output B. MCOB2 — External memory data line 12. R — Function reserved. U1_DSR — Data Set Ready input for UART 1. T1_CAP0 — Capture input 0 of timer 1. R — Function reserved. R — Function reserved. R — Function reserved. R — Function reserved. MC12 — Motor control PWM channel 2, input. EMC_D13 — External memory data line 13. R — Function reserved. U1_DTR — Data Terminal Ready output for UART 1. Ca also be configured to be an RS-485/EIA-485 output ena signal for UART 1. T1_CAP1 — Capture input 1 of timer 1. R — Function reserved. R — Function reserved. MC11 — Motor control PWM channel 1, input. MC11 — Motor control PWM channel 1, input. MC14 — External memory data line 14. R — Function reserved. U1_RTS — Request to Send output for UART 1. Can al be configured to be an RS-485/EIA-485 output enables if or UART 1. T1_CAP2 — Capture input 2 of timer 1. R — Function reserved. R — Function reserved. 			
							I/O	EMC_D12 — External memory data line 12.
							-	R — Function reserved.
							I	U1_DSR — Data Set Ready input for UART 1.
							I	T1_CAP0 — Capture input 0 of timer 1.
							-	R — Function reserved.
							-	R — Function reserved.
P5_1	P3	-	55	39	[2]		I/O	GPIO2[10] — General purpose digital input/output pin.
						PU	I	MCI2 — Motor control PWM channel 2, input.
							I/O	EMC_D13 — External memory data line 13.
							-	R — Function reserved.
							0	U1_DTR — Data Terminal Ready output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
							I	T1_CAP1 — Capture input 1 of timer 1.
							-	R — Function reserved.
							-	R — Function reserved.
P5_2	R4	-	63	46	[2]		I/O	GPIO2[11] — General purpose digital input/output pin.
						PU	I	MCI1 — Motor control PWM channel 1, input.
							I/O	EMC_D14 — External memory data line 14.
							-	R — Function reserved.
							0	U1_RTS — Request to Send output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
							I	T1_CAP2 — Capture input 2 of timer 1.
							-	R — Function reserved.
							-	R — Function reserved.
P5_3	T8	-	76	54	[2]		I/O	GPIO2[12] — General purpose digital input/output pin.
						PU	I	MCI0 — Motor control PWM channel 0, input.
							I/O	EMC_D15 — External memory data line 15.
							-	R — Function reserved.
							I	U1_RI — Ring Indicator input for UART 1.
							I	T1_CAP3 — Capture input 3 of timer 1.
							-	R — Function reserved.
							-	R — Function reserved.

 Table 3.
 Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description	
P8_6	K3	-	43	-	[2]	N;	I/O	GPIO4[6] — General purpose digital input/output pin.	
					Image: Puice of the second state of				
							-	R — Function reserved.	
							0	LCD_VD5 — LCD data.	
							0		
							-	R — Function reserved.	
							-	R — Function reserved.	
							I	T0_CAP2 — Capture input 2 of timer 0.	
P8_7	K1	-	45	-	[2]		I/O	GPIO4[7] — General purpose digital input/output pin.	
						PU	0	USB1_ULPI_STP — ULPI link STP signal. Asserted to end or interrupt transfers to the PHY.	
							-	R — Function reserved.	
							0	LCD_VD4 — LCD data.	
							0	LCD_PWR — LCD panel power enable.	
							-	R — Function reserved.	
							-	R — Function reserved.	
							I	· ·	
P8_8	L1	-	49	-	[2]		-	R — Function reserved.	
						PU	I		
							-	R — Function reserved.	
							-	R — Function reserved.	
							-	R — Function reserved.	
							-	R — Function reserved.	
							0	CGU_OUT0 — CGU spare clock output 0.	
							0	I2S1_TX_MCLK — I2S1 transmit master clock.	
P9_0	T1	-	59	-	[2]	N;	I/O	GPIO4[12] — General purpose digital input/output pin.	
						PU	0	MCABORT — Motor control PWM, LOW-active fast abort.	
							-	R — Function reserved.	
							-	R — Function reserved.	
							-	R — Function reserved.	
							Ι	ENET_CRS — Ethernet Carrier Sense (MII interface).	
							I/O	SGPIO0 — General purpose digital input/output pin.	
							I/O	SSP0_SSEL — Slave Select for SSP0.	

 Table 3.
 Pin description ...continued

32-bit ARM Cortex-M4/M0 microcontroller

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state [1]	Type	Description
P9_5	– M9	-	98	– 69	69 [2] N; PU - R — Function reserved. 0 MCOA1 — Motor control PWM channel 1, output A. 0 0 USB1_PPWR — VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active high). Add a pull-down resistor to disable the power switch at re This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts. - R — Function reserved. 1/O GPI05[18] — General purpose digital input/output pin. 0 ENET_TXD3 — Ethernet transmit data 3 (MII interface). 1/O SGPI03 — General purpose digital input/output pin. 0 U0_TXD — Transmitter output for USARTO. 72 [2] N; PU I/O GPI04[11] — General purpose digital input/output pin. 0 MCOB1 — Motor control PWM channel 1, output B. I USB1_PWR_FAULT — USB1 Port power fault signal indicating over-current condition; this signal monitors over-current on the USB1 bus (external circuitry required detect over-current condition). - R — Function reserved. - -			
							0	MCOA1 — Motor control PWM channel 1, output A.
							 R — Function reserved. MCOA1 — Motor control PWM channel 1, output A. USB1_PPWR — VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active high). Add a pull-down resistor to disable the power switch at reserved. Add a pull-down reserved. GPIO5[18] — General purpose digital input/output pin. ENET_TXD3 — Ethernet transmit data 3 (MII interface). SGPI03 — General purpose digital input/output pin. GPIO4[11] — General purpose digital input/output pin. GPIO4[11] — General purpose digital input/output pin. MCOB1 — Motor control PWM channel 1, output B. USB1_PWR_FAULT — USB1 Port power fault signal indicating over-current condition; this signal monitors over-current on the USB1 bus (external circuitry required to detect over-current condition). R — Function reserved. R — Function reserved. ENET_COL — Ethernet Collision detect (MII interface). UO_RXD — Receiver input for USART0. GSPI08 — General purpose digital input/output pin. UI_RXD — Receiver input for USART0. R — Function reserved. GPI04[8] — General purpose digital input/output pin. 	
							-	R — Function reserved.
							I/O	GPI05[18] — General purpose digital input/output pin.
							0	ENET_TXD3 — Ethernet transmit data 3 (MII interface).
							I/O	SGPIO3 — General purpose digital input/output pin.
							0	U0_TXD — Transmitter output for USART0.
P9_6	L11	-	103	72	[2]	N;	I/O	GPIO4[11] — General purpose digital input/output pin.
						PU	0	MCOB1 — Motor control PWM channel 1, output B.
					I USB1_PWR_FAULT — USB1 indicating over-current condition over-current on the USB1 bus (detect over-current condition).		I	indicating over-current condition; this signal monitors over-current on the USB1 bus (external circuitry required to
							-	R — Function reserved.
							-	R — Function reserved.
							I	ENET_COL — Ethernet Collision detect (MII interface).
							I/O	SGPIO8 — General purpose digital input/output pin.
							I	U0_RXD — Receiver input for USART0.
PA_0	L12	-	126	-	[2]		-	R — Function reserved.
						PU	-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							0	I2S1_RX_MCLK — I2S1 receive master clock.
							0	CGU_OUT1 — CGU spare clock output 1.
							-	R — Function reserved.
PA_1	J14	-	134	-	[3]		I/O	GPIO4[8] — General purpose digital input/output pin.
						PU	I	QEI_IDX — Quadrature Encoder Interface INDEX input.
							-	R — Function reserved.
							0	U2_TXD — Transmitter output for USART2.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.

 Table 3.
 Pin description ...continued

Pin name	56	100	08	44		state		Description				
	LBGA256	TFBGA100	LQFP208	LQFP144		Reset :	Type					
PC_2	F6	-	13	-	[2]	N;	I/O	USB1_ULPI_D6 — ULPI link bidirectional data line 6.				
						PU	Bigs Pictor V: I/O USB1_ULPI_D6 — ULPI link bidirectional data line 6. - R — Function reserved. I U1_CTS — Clear to Send input for UART 1. O ENET_TXD2 — Ethernet transmit data 2 (MII interface). I/O GPIO6[1] — General purpose digital input/output pin. - R — Function reserved. - R — Function reserved. O SD_RST — SD/MMC reset signal for MMC4.4 card. I/O USB1_ULPI_D5 — ULPI link bidirectional data line 5. - R — Function reserved. O U1_RTS — Request to Send output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1. O ENET_TXD3 — Ethernet transmit data 3 (MII interface). I/O GPIO6[2] — General purpose digital input/output pin. - R — Function reserved. O SD_VOLT1 — SD/MMC bus voltage select output 1. AI ADC1_0 — DAC, ADC1 and ADC0, input channel 0. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC. A: R — Function reserved. I/O USB1_ULPI_D4 — ULPI link bidirectional data line 4. - R					
							I	U1_CTS — Clear to Send input for UART 1.				
							0	ENET_TXD2 — Ethernet transmit data 2 (MII interface).				
							I/O	GPIO6[1] — General purpose digital input/output pin.				
							-	R — Function reserved.				
							-	R — Function reserved.				
							0	SD_RST — SD/MMC reset signal for MMC4.4 card.				
PC_3	F5	-	11	-	[5]	N;	I/O	USB1_ULPI_D5 — ULPI link bidirectional data line 5.				
						PU	-	R — Function reserved.				
							0	be configured to be an RS-485/EIA-485 output enable signal				
							0	ENET_TXD3 — Ethernet transmit data 3 (MII interface).				
							I/O	GPIO6[2] — General purpose digital input/output pin.				
							-	R — Function reserved.				
							-	R — Function reserved.				
							0	SD_VOLT1 — SD/MMC bus voltage select output 1.				
							AI	Configure the pin as GPIO input and use the ADC function				
PC_4	F4	-	16	-	[2]	N;	-	R — Function reserved.				
						PU	I/O	USB1_ULPI_D4 — ULPI link bidirectional data line 4.				
							-	R — Function reserved.				
							I/O	GPIO6[3] — General purpose digital input/output pin.				
							-	R — Function reserved.				
							I	T3_CAP1 — Capture input 1 of timer 3.				
							I/O	SD_DAT0 — SD/MMC data bus line 0.				
PC_5	G4	-	20	-	[2]	N;	-	R — Function reserved.				
						PU	I/O	USB1_ULPI_D3 — ULPI link bidirectional data line 3.				
							-	R — Function reserved.				
							0	ENET_TX_ER — Ethernet Transmit Error (MII interface).				
							I/O	GPIO6[4] — General purpose digital input/output pin.				
							-	R — Function reserved.				
							I	T3_CAP2 — Capture input 2 of timer 3.				
							I/O	SD_DAT1 — SD/MMC data bus line 1.				

 Table 3.
 Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP208	LQFP144		Reset state	Type	Description
PD_15	T15	-	101	-	[2]	N;	-	R — Function reserved.
						PU	-	R — Function reserved.
							I/O	EMC_A17 — External memory address line 17.
							-	R — Function reserved.
							I/O	GPIO6[29] — General purpose digital input/output pin.
							I	SD_WP — SD/MMC card write protect input.
							0	CTOUT_8 — SCT output 8. Match output 0 of timer 2.
							-	R — Function reserved.
PD_16	R14	-	104	-	[2]	N;	-	R — Function reserved.
						PU	-	R — Function reserved.
							I/O	EMC_A16 — External memory address line 16.
							-	R — Function reserved.
							I/O	GPIO6[30] — General purpose digital input/output pin.
							0	SD_VOLT2 — SD/MMC bus voltage select output 2.
							0	CTOUT_12 — SCT output 12. Match output 3 of timer 3.
							-	R — Function reserved.
PE_0	P14	-	106	-	[2]	N; PU	-	R — Function reserved.
						PU	-	R — Function reserved.
							-	R — Function reserved.
							I/O	EMC_A18 — External memory address line 18.
							I/O	GPIO7[0] — General purpose digital input/output pin.
							0	CAN1_TD — CAN1 transmitter output.
							-	R — Function reserved.
							-	R — Function reserved.
PE_1	N14	-	112	-	[2]	N;	-	R — Function reserved.
						PU	-	R — Function reserved.
							-	R — Function reserved.
							I/O	EMC_A19 — External memory address line 19.
							I/O	GPIO7[1] — General purpose digital input/output pin.
							I	CAN1_RD — CAN1 receiver input.
							-	R — Function reserved.
							-	R — Function reserved.

 Table 3.
 Pin description ...continued

32-bit ARM Cortex-M4/M0 microcontroller

7. Functional description

7.1 Architectural overview

The ARM Cortex-M4 includes three AHB-Lite buses: the system bus, the I-CODE bus, and the D-code bus. The I-CODE and D-code core buses allow for concurrent code and data accesses from different slave ports.

The LPC435x/3x/2x/1x use a multi-layer AHB matrix to connect the ARM Cortex-M4 buses and other bus masters to peripherals in a flexible manner that optimizes performance by allowing peripherals that are on different slaves ports of the matrix to be accessed simultaneously by different bus masters.

An ARM Cortex-M0 co-processor is included in the LPC435x/3x/2x/1x, capable of off-loading the main ARM Cortex-M4 application processor. Most peripheral interrupts are connected to both processors. The processors communicate with each other via an interprocessor communication protocol.

7.2 ARM Cortex-M4 processor

The ARM Cortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals, and includes an internal prefetch unit that supports speculative branching. The ARM Cortex-M4 supports single-cycle digital signal processing and SIMD instructions. A hardware floating-point processor is integrated in the core. The processor includes an NVIC with up to 53 interrupts.

7.3 ARM Cortex-M0 co-processor

The ARM Cortex-M0 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption. The ARM Cortex-M0 co-processor uses a 3-stage pipeline von Neumann architecture and a small but powerful instruction set providing high-end processing hardware. In LPC43xx, the Cortex-M0 coprocessor hardware multiply is implemented as a 32-cycle iterative multiplier. The co-processor incorporates an NVIC with 32 interrupts.

7.4 Interprocessor communication

The ARM Cortex-M4 and ARM Cortex-M0 interprocessor communication is based on using shared SRAM as mailbox and one processor raising an interrupt on the other processor's NVIC, for example after it has delivered a new message in the mailbox. The receiving processor can reply by raising an interrupt on the sending processor's NVIC to acknowledge the message.

32-bit ARM Cortex-M4/M0 microcontroller

7.6.1 Features

- ARM Cortex-M4 core:
 - Controls system exceptions and peripheral interrupts
 - Support for up to 53 vectored interrupts
 - Eight programmable interrupt priority levels with hardware priority level masking
 - Relocatable vector table
 - Non-Maskable Interrupt (NMI)
 - Software interrupt generation
- ARM Cortex-M0 core:
 - Support for up to 32 interrupts
 - Four programmable interrupt priority levels with hardware priority level masking

7.6.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

7.7 System Tick timer (SysTick)

The ARM Cortex-M4 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a 10 ms interval.

Remark: The SysTick is not included in the ARM Cortex-M0 core implementation.

7.8 Event router

The event router combines various internal signals, interrupts, and the external interrupt pins (WAKEUP[3:0]) to create an interrupt in the NVIC, if enabled. In addition, the event router creates a wake-up signal to the ARM core and the CCU for waking up from Sleep, Deep-sleep, Power-down, and Deep power-down modes. Individual events can be configured as edge or level sensitive and can be enabled or disabled in the event router. The event router can be battery powered.

The following events if enabled in the event router can create a wake-up signal from sleep, deep-sleep, power-down, and deep power-down modes and/or create an interrupt:

- External pins WAKEUP0/1/2/3 and RESET
- Alarm timer, RTC (32 kHz oscillator running)

The following events if enabled in the event router can create a wake-up signal from sleep mode only and/or create an interrupt:

- WWDT, BOD interrupts.
- C_CAN0/1 and QEI interrupts.
- Ethernet, USB0, USB1 signals.
- Selected outputs of combined timers (SCTimer/PWM and timer0/1/3).

32-bit ARM Cortex-M4/M0 microcontroller

Boot mode	Pins				Description
	P2_9	P2_8	P1_2	P1_1	
USB1	LOW	HIGH	HIGH	LOW	Boot from USB1.
SPI (SSP)	LOW	HIGH	HIGH	HIGH	Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_SSEL), P3_7 (function SSP0_MISO), and P3_8 (function SSP0_MOSI) ^[1]
USART3	HIGH	LOW	LOW	LOW	Enter ISP mode using USART3 pins P2_3 and P2_4.

Table 5. Boot mode when OPT BOOT_SRC bits are zero

[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI. **Remark:** Pin functions for SPIFI and SSP0 boot are different.

7.14 Memory mapping

The memory map shown in Figure 7 and Figure 8 is global to both the Cortex-M4 and the Cortex-M0 processors and all SRAM, flash, and EEPROM memory is shared between both processors. Each processor uses its own ARM private bus memory map for the NVIC and other system functions.

32-bit ARM Cortex-M4/M0 microcontroller

The timer/counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts, generate timed DMA requests, or perform other actions at specified timer values, based on four match registers. Each timer/counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.20.1.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- Counter or timer operation.
- Two 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event can also generate an interrupt.
- Four 32-bit match registers that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
 - Set LOW on match.
 - Set HIGH on match.
 - Toggle on match.
 - Do nothing on match.
- Up to two match registers can be used to generate timed DMA requests.

7.20.2 Motor control PWM

The motor control PWM is a specialized PWM supporting 3-phase motors and other combinations. Feedback inputs are provided to automatically sense rotor position and use that information to ramp speed up or down. An abort input causes the PWM to release all motor drive outputs immediately. At the same time, the motor control PWM is highly configurable for other generalized timing, counting, capture, and compare applications.

7.20.3 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts angular displacement into two pulse signals. By monitoring both the number of pulses and the relative phase of the two signals, the user code can track the position, direction of rotation, and velocity. In addition, a third channel, or index signal, can be used to reset the position counter. The quadrature encoder interface decodes the digital pulses from a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, the QEI can capture the velocity of the encoder wheel.

7.20.3.1 Features

- Tracks encoder position.
- Increments/decrements depending on direction.
- Programmable for 2× or 4× position counting.
- Velocity capture using built-in timer.
- Velocity compare function with "less than" interrupt.

32-bit ARM Cortex-M4/M0 microcontroller

11.2 Wake-up times

Table 17. Dynamic characteristic: Wake-up from Deep-sleep, Power-down, and Deep power-down modes

 $T_{amb} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C$

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
t _{wake}	wake-up time	from Sleep mode	[2]	$3\times T_{cy(clk)}$	$5\times T_{cy(clk)}$	-	ns
		from Deep-sleep and Power-down mode		12	51	-	μS
		from Deep power-down mode		-	200	-	μs
		after reset		-	200	-	μs

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2] $T_{cy(clk)} = 1/CCLK$ with CCLK = CPU clock frequency.

11.3 External clock for oscillator in slave mode


Remark: The input voltage on the XTAL1/2 pins must be ≤ 1.2 V (see <u>Table 11</u>). For connecting the oscillator to the XTAL pins, also see <u>Section 13.2</u> and <u>Section 13.4</u>.

Table 18. Dynamic characteristic: external clock


 $T_{amb} = -40 \text{ °C to } +105 \text{ °C}; V_{DD(IO)} \text{ over specified ranges.}$


Symbol	Parameter	Conditions		Min	Max	Unit
f _{osc}	oscillator frequency			1	25	MHz
T _{cy(clk)}	clock cycle time		4	40	1000	ns
t _{CHCX}	clock HIGH time		-	$T_{cy(clk)} imes 0.4$	$T_{cy(clk)} imes 0.6$	ns
t _{CLCX}	clock LOW time		-	$T_{cy(clk)} imes 0.4$	$T_{cy(clk)} imes 0.6$	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.



32-bit ARM Cortex-M4/M0 microcontroller





11.11 USART interface

Table 26. USART dynamic characteristics

 $T_{amb} = -40 \text{ °C to } 105 \text{ °C}; 2.4 \text{ V} \le V_{DD(REG)(3V3)} \le 3.6 \text{ V}; 2.7 \text{ V} \le V_{DD(IO)} \le 3.6 \text{ V}; C_L = 20 \text{ pF.}$ sampled at 10 % and 90 % of the signal level; EHS = 1 for all pins. Simulated values.

Symbol	Parameter	Min	Max	Unit
USART master (i	n synchronous mode)	I		I
t _{su(D)}	data input set-up time	26.6	-	ns
t _{h(D)}	data input hold time	0	-	ns
t _{v(Q)}	data output valid time	0	10.4	ns
USART slave (in	synchronous mode)	·		<u>.</u>
t _{su(D)}	data input set-up time	2.4	-	ns
t _{h(D)}	data input hold time	0	-	ns
t _{v(Q)}	data output valid time	4.3	24.3	ns

32-bit ARM Cortex-M4/M0 microcontroller

Table 27. Dynamic characteristics: SSP pins in SPI mode

 $T_{amb} = -40$ °C to +105 °C; 2.4 V $\leq V_{DD(REG)(3V3)} \leq 3.6$ V; 2.7 V $\leq V_{DD(IO)} \leq 3.6$ V; $C_L = 20$ pF; sampled at 10 % and 90 % of the signal level; EHS = 1 for all pins. Simulated values.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t _d	delay time	continuous transfer mode		-	$0.5 imes T_{cy(clk)}$	-	ns
		SPI mode; CPOL = 0; CPHA = 0					
		SPI mode; CPOL = 0; CPHA = 1		-	n/a	-	ns
		SPI mode; CPOL = 1; CPHA = 0		-	$0.5 \times T_{\text{cy(clk)}}$	-	ns
	SPI mode; CPOL = 1; CPHA = 1		-	n/a	-	ns	
		synchronous serial frame mode		-	T _{cy(clk)}	-	ns
		microwire frame format		-	n/a	-	ns
SSP slav	'e						
PCLK	Peripheral clock frequency			-	-	204	MHz
T _{cy(clk)}	clock cycle time		[2]	1/(11 × 10 ⁶)	-	-	s
t _{DS}	data set-up time	in SPI mode		1.5	-	-	ns
t _{DH}	data hold time	in SPI mode		2	-	-	ns
t _{v(Q)}	data output valid time	in SPI mode		-	-	[4 × (1/PCLK)] + 1	ns
t _{h(Q)}	data output hold time	in SPI mode		4.5	-	-	ns
t _{lead}	lead time	continuous transfer mode SPI mode; CPOL = 0; CPHA = 0		T _{cy(clk)}	-	-	ns
		SPI mode; CPOL = 0; CPHA = 1		$0.5 \times T_{\text{cy(clk)}}$	-	-	ns
		SPI mode; CPOL = 1; CPHA = 0		T _{cy(clk)}	-	-	ns
		SPI mode; CPOL = 1; CPHA = 1		$0.5 \times T_{cy(clk)}$	-	-	ns
		synchronous serial frame mode		$0.5 imes T_{cy(clk)}$	-	-	ns
		microwire frame format		T _{cy(clk)}	-	-	ns

32-bit ARM Cortex-M4/M0 microcontroller

13. Application information

13.1 LCD panel signal usage

Table 41.	LCD panel connections for STN single panel mode
-----------	---

External pin	4-bit mono STN single panel		8-bit mono STN single panel		Color STN single panel	
	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function
LCD_VD[23:8]	-	-	-	-	-	-
LCD_VD7	-	-	P8_4	UD[7]	P8_4	UD[7]
LCD_VD6	-	-	P8_5	UD[6]	P8_5	UD[6]
LCD_VD5	-	-	P8_6	UD[5]	P8_6	UD[5]
LCD_VD4	-	-	P8_7	UD[4]	P8_7	UD[4]
LCD_VD3	P4_2	UD[3]	P4_2	UD[3]	P4_2	UD[3]
LCD_VD2	P4_3	UD[2]	P4_3	UD[2]	P4_3	UD[2]
LCD_VD1	P4_4	UD[1]	P4_4	UD[1]	P4_4	UD[1]
LCD_VD0	P4_1	UD[0]	P4_1	UD[0]	P4_1	UD[0]
LCD_LP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP
LCD_ENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM
LCD_FP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP
LCD_DCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK
LCD_LE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE
LCD_PWR	P7_7	CDPWR	P7_7	LCDPWR	P7_7	LCDPWR
GP_CLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN

Table 42. LCD panel connections for STN dual panel mode

External pin	4-bit mono STN dual panel		8-bit mono STN dual panel		Color STN dual panel	
	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function
LCD_VD[23:16]	-	-	-	-	-	-
LCD_VD15	-	-	PB_4	LD[7]	PB_4	LD[7]
LCD_VD14	-	-	PB_5	LD[6]	PB_5	LD[6]
LCD_VD13	-	-	PB_6	LD[5]	PB_6	LD[5]
LCD_VD12	-	-	P8_3	LD[4]	P8_3	LD[4]
LCD_VD11	P4_9	LD[3]	P4_9	LD[3]	P4_9	LD[3]
LCD_VD10	P4_10	LD[2]	P4_10	LD[2]	P4_10	LD[2]
LCD_VD9	P4_8	LD[1]	P4_8	LD[1]	P4_8	LD[1]
LCD_VD8	P7_5	LD[0]	P7_5	LD[0]	P7_5	LD[0]
LCD_VD7	-	-		UD[7]	P8_4	UD[7]
LCD_VD6	-	-	P8_5	UD[6]	P8_5	UD[6]
LCD_VD5	-	-	P8_6	UD[5]	P8_6	UD[5]
LCD_VD4	-	-	P8_7	UD[4]	P8_7	UD[4]
LCD_VD3	P4_2	UD[3]	P4_2	UD[3]	P4_2	UD[3]


32-bit ARM Cortex-M4/M0 microcontroller


Table 44. Recommended values for $C_{X1/X2}$ in oscillation mode (crystal and external components parameters) low frequency mode

Fundamental oscillation frequency	Maximum crystal series resistance R _S	External load capacitors C_{X1}, C_{X2}
12 MHz	< 160 Ω	18 pF, 18 pF
	< 160 Ω	39 pF, 39 pF
16 MHz	< 120 Ω	18 pF, 18 pF
	< 80 Ω	33 pF, 33 pF
20 MHz	< 100 Ω	18 pF, 18 pF
	< 80 Ω	33 pF, 33 pF

Table 45.Recommended values for $C_{X1/X2}$ in oscillation mode (crystal and external
components parameters) high frequency mode

Fundamental oscillation frequency	Maximum crystal series resistance R _S	External load capacitors C_{X1} , C_{X2}
15 MHz	< 80 Ω	18 pF, 18 pF
20 MHz	< 80 Ω	39 pF, 39 pF
	< 100 Ω	47 pF, 47 pF





32-bit ARM Cortex-M4/M0 microcontroller





Fig 54. Package outline for the LQFP144 package

LPC435X 3X 2X 1X

NXP Semiconductors

LPC435x/3x/2x/1x



32-bit ARM Cortex-M4/M0 microcontroller

Document ID	Release date Data sheet status Change notice Supersedes
Modifications:	 Parameter t_{ret} (retention time) for EEPROM updated in Table 15.
	 SGPIO and SPI location corrected in Figure 1.
	 SGPIO-to-DMA connection updated in Figure 6.
	 Parameter V_{DDA(3V3)} added for pins USB0_VDDA3V3_DRIVER and USB0_VDDA3V3 in Table 11.
	 Parameter name I_{DD(ADC)} changed to I_{DDA} in Table 11.
	 Minimum wake-up time from sleep mode added in Table 16.
	 Data for I_{DD(IO)} added in Table 11.
	 Corrected max voltage on pins USB0_DP, USB0_DM, USB0_VBUS, USB1_DP, and USB1_DM in Table 7 and Table 11 to be consistent with USB specifications.
	 SPI and SGPIO peripheral power consumption added in Table 12.
	 SPI timing characteristics added. See Section 11.12.
	 SGPIO timing characteristics added. See Section 11.15.
	 Data sheet status changed to Product data sheet.
	 Conditions RPHASE1 and RPHASE2 corrected in Table 15 "EEPROM characteristics". RPHASE1: t_{wait} > 70 ns. RPHASE2: t_{wait} > 35 ns.
	 I_{DD(REG)(3V3)} updated in Table 11 "Static characteristics" for the following conditions:
	 Active mode: CCLK = 12 MHz; I_{DD(REG)(3V3)} changed from 9.3 mA to 10 mA.
	 Active mode: CCLK = 60 MHz; I_{DD(REG)(3V3)} changed from 26 mA to 28 mA.
	 Active mode: CCLK = 120 MHz; I_{DD(REG)(3V3)} changed from 46 mA to 51 mA.
	 Active mode: CCLK = 180 MHz; I_{DD(REG)(3V3)} changed from 66 mA to 74 mA.
	 Active mode: CCLK = 204 MHz; I_{DD(REG)(3V3)} changed from 75 mA to 83 mA.
	 Sleep mode: CCLK = 12 MHz; I_{DD(REG)(3V3)} changed from 6.2 mA to 8.8 mA.
	 Power consumption data in Figure 11 to Figure 14 updated.
	 IRC specifications corrected in Table 19 "Dynamic characteristic: IRC oscillator". Accuracy changed to +/- 3 % over the entire temperature range.
	• SPIFI timing diagram corrected and specified for mode 0. See Table 27.
	• Table 21 "Dynamic characteristic: I/O pins[1]" added.
	 Parameter C_I corrected for high-drive pins (changed from 2 pF to 5.2 pF). See Table 11.
	 Internal pull-up resistor configuration added for RESET, WAKEUPn, and ALARM
	pins. See Table 3.
	 Description of DEBUG pin updated.
	 Input range for PLL1 corrected: 1 MHz to 25 MHz. See Section 7.23.7 "System PLL1"
	 Signal polarity of EMC_CKEOUT and EMC_DQMOUT corrected. Both signals are active HIGH.
	 SPIFI output timing parameters in Table 27 corrected to apply to Mode 0:
	- t _{v(Q)} changed to 3.2 ns.
	$- t_{h(Q)}$ changed to 0.2 ns,

Table 47. Revision history ...continued

Table 47. Revision history	1	Data shoot status	Change notice	Supercodes	
Document ID		Data sheet status	Change notice	-	
Modifications:	 SD/MMC timing data updated. See Table 35 "Dynamic characteristics: SD/MMC". IEEE standard 802.3 compliance added to Section 11.18. Covers Ethernet dynamic characteristics of ENET_MDIO and ENET_MDC signals. 				
	 SSP mast 	er mode timing diagram upda SPI mode and SPI master ti	ated with SSEL tim		
	 Paramete SPI mode 	rs t _{lead} , t _{lag} , and t _d added in Ta ".	able 25 "Dynamic	characteristics: SSP pins in	
		r t _{CSLWEL} with condition PB = 29 "Dynamic characteristics:			
		r t _{CSLBLSL} with condition PB = 29 "Dynamic characteristics:			
	Removed	restriction on C_CAN bus us	age. See CAN.1 e	errata in Ref. 2.	
	 General-p 	urpose OTP size corrected.			
LPC435X_3X_2X_1X v.3	20121206	Preliminary data sheet	-	LPC4357_53_37_33 v.2.1	
Modifications:	TFBGA18	0 packages removed.	1		
	 Part LPC4 	32x and LPC431x added.			
	 SCT dither engine added and SCT bi-directional event enable features added. 				
	Figure 10	"Dual-core debug configuration	on" added.		
	• $T = 105 \text{ °C}$ data added in Figure 20 to Figure 23.				
	 Change symbol names and parameter names in Table 21. 				
	• Parameter I _{LH} updated for condition V _I = 5 V and T _{amb} = 25 °C/105 °C in Table 11.				
	 Power consumption data added in Section 10.1. 				
	 SPIFI dynamic characteristics added in Section 11.16. 				
	• IRC accuracy corrected to ± 2 % for T _{amb} = -40 °C to 0 °C and T _{amb} = 85 °C to 105 °C.				
	 Pull-up and Pull-down current data (Figure 24 and Figure 25) updated with data for T_{amb} = 105 °C. 				
	• SPIFI maximum data rate changed to 52 MB per second.				
	 Recommendation for V_{BAT} use added: The recommended operating condition for the battery supply is V_{DD(REG)(3V3)} > V_{BAT} + 0.2 V. 				
	Table 14 "Band gap characteristics" added.				
	 Section 7.23.9 "Power Management Controller (PMC)" added. 				
	 Description of ADC pins on digital/analog input pins changed. Each input to the ADC is connected to ADC0 and ADC1. See Table 3. 				
	OTP memory size changed to 64 bit.				
	 Use of C_CAN peripheral restricted in Section 2. 				
	 ADC channels limited to a total of 8 channels shared between ADC0 and ADC1. 				
LPC4357_53_37_33 v.2.1	20120904	Preliminary data sheet	-	LPC4357_53_37_33 v.2	
Modifications:	• SSP0 boot pin functions corrected in Table 5 and Table 4. Pin P3_3 = SSP0_SCK, pin P3_6 = SSP0_SSEL, pin P3_7 = SSP0_MISO, pin P3_8 = SSP0_MOSI.				
	SWD removed for ARM Cortex-M0.				
	BOD de-assertion levels added in Table 13.				
	Peripheral power consumption data added in Table 12.				
	Minimum	value for all supply voltages o	hanged to -0.5 V	in Table 7.	

Table 47. Revision history ... continued

32-bit ARM Cortex-M4/M0 microcontroller

19. Legal information

19.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

19.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2016. All rights reserved.

LPC435X 3X 2X 1X