

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Discontinued at Digi-Key  |
| Core Processor             | ARM® Cortex®-M4/M0  |
| Core Size                  | 32-Bit Dual-Core  |
| Speed                      | 204MHz  |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, Microwire, QEI, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG  |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, Motor Control PWM, POR, PWM, WDT  |
| Number of I/O              | 142   |
| Program Memory Size        | 1MB (1M x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 16K x 8   |
| RAM Size                   | 136K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V   |
| Data Converters            | A/D 8x10b; D/A 1x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 208-LQFP  |
| Supplier Device Package    | 208-LQFP (28x28)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4357jbd208e">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4357jbd208e</a> |

Table 3. Pin description ...continued

| Pin name | LBGA256 | TFBGA100 | LQFP208 | LQFP144 |     | Reset state<br>[1] | Type | Description   |
|----------|---------|----------|---------|---------|-----|--------------------|------|---|
| P1_5     | R5      | J4       | 65      | 48      | [2] | N;<br>PU           | I/O  | <b>GPIO1[8]</b> — General purpose digital input/output pin.   |
|          |         |          |         |         |     |                    | O    | <b>CTOUT_10</b> — SCT output 10. Match output 3 of timer 3.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | O    | <b>EMC_CS0</b> — LOW active Chip Select 0 signal.   |
|          |         |          |         |         |     |                    | I    | <b>USB0_PWR_FAULT</b> — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).  |
|          |         |          |         |         |     |                    | I/O  | <b>SSP1_SSEL</b> — Slave Select for SSP1.   |
|          |         |          |         |         |     |                    | I/O  | <b>SGPIO15</b> — General purpose digital input/output pin.  |
|          |         |          |         |         |     |                    | O    | <b>SD_POW</b> — SD/MMC power monitor output.  |
| P1_6     | T4      | K4       | 67      | 49      | [2] | N;<br>PU           | I/O  | <b>GPIO1[9]</b> — General purpose digital input/output pin.   |
|          |         |          |         |         |     |                    | I    | <b>CTIN_5</b> — SCT input 5. Capture input 2 of timer 2.  |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | O    | <b>EMC_WE</b> — LOW active Write Enable signal.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | O    | <b>EMC_BLS0</b> — LOW active Byte Lane select signal 0.   |
|          |         |          |         |         |     |                    | I/O  | <b>SGPIO14</b> — General purpose digital input/output pin.  |
|          |         |          |         |         |     |                    | I/O  | <b>SD_CMD</b> — SD/MMC command signal.  |
| P1_7     | T5      | G4       | 69      | 50      | [2] | N;<br>PU           | I/O  | <b>GPIO1[0]</b> — General purpose digital input/output pin.   |
|          |         |          |         |         |     |                    | I    | <b>U1_DSR</b> — Data Set Ready input for UART1.   |
|          |         |          |         |         |     |                    | O    | <b>CTOUT_13</b> — SCT output 13. Match output 3 of timer 3.   |
|          |         |          |         |         |     |                    | I/O  | <b>EMC_D0</b> — External memory data line 0.  |
|          |         |          |         |         |     |                    | O    | <b>USB0_PPWR</b> — VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active HIGH).<br>Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts. |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |

Table 3. Pin description ...continued

| Pin name | LBGA256 | TFBGA100 | LQFP208 | LQFP144 |     | Reset state<br>[1] | Type | Description  |
|----------|---------|----------|---------|---------|-----|--------------------|------|--|
| P5_0     | N3      | -        | 53      | 37      | [2] | N;<br>PU           | I/O  | <b>GPIO2[9]</b> — General purpose digital input/output pin.  |
|          |         |          |         |         |     |                    | O    | <b>MC0B2</b> — Motor control PWM channel 2, output B.  |
|          |         |          |         |         |     |                    | I/O  | <b>EMC_D12</b> — External memory data line 12.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.  |
|          |         |          |         |         |     |                    | I    | <b>U1_DSR</b> — Data Set Ready input for UART 1.   |
|          |         |          |         |         |     |                    | I    | <b>T1_CAP0</b> — Capture input 0 of timer 1.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.  |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.  |
| P5_1     | P3      | -        | 55      | 39      | [2] | N;<br>PU           | I/O  | <b>GPIO2[10]</b> — General purpose digital input/output pin.   |
|          |         |          |         |         |     |                    | I    | <b>MC12</b> — Motor control PWM channel 2, input.  |
|          |         |          |         |         |     |                    | I/O  | <b>EMC_D13</b> — External memory data line 13.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.  |
|          |         |          |         |         |     |                    | O    | <b>U1_DTR</b> — Data Terminal Ready output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1. |
|          |         |          |         |         |     |                    | I    | <b>T1_CAP1</b> — Capture input 1 of timer 1.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.  |
| P5_2     | R4      | -        | 63      | 46      | [2] | N;<br>PU           | I/O  | <b>GPIO2[11]</b> — General purpose digital input/output pin.   |
|          |         |          |         |         |     |                    | I    | <b>MC11</b> — Motor control PWM channel 1, input.  |
|          |         |          |         |         |     |                    | I/O  | <b>EMC_D14</b> — External memory data line 14.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.  |
|          |         |          |         |         |     |                    | O    | <b>U1_RTS</b> — Request to Send output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.     |
|          |         |          |         |         |     |                    | I    | <b>T1_CAP2</b> — Capture input 2 of timer 1.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.  |
| P5_3     | T8      | -        | 76      | 54      | [2] | N;<br>PU           | I/O  | <b>GPIO2[12]</b> — General purpose digital input/output pin.   |
|          |         |          |         |         |     |                    | I    | <b>MC10</b> — Motor control PWM channel 0, input.  |
|          |         |          |         |         |     |                    | I/O  | <b>EMC_D15</b> — External memory data line 15.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.  |
|          |         |          |         |         |     |                    | I    | <b>U1_RI</b> — Ring Indicator input for UART 1.  |
|          |         |          |         |         |     |                    | I    | <b>T1_CAP3</b> — Capture input 3 of timer 1.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.  |
| P5_3     | T8      | -        | 76      | 54      | [2] | N;<br>PU           | -    | <b>R</b> — Function reserved.  |

Table 3. Pin description ...continued

| Pin name | LBGA256 | TFBGA100 | LQFP208 | LQFP144 |     | Reset state<br>[1] | Type | Description   |
|----------|---------|----------|---------|---------|-----|--------------------|------|---|
| P8_6     | K3      | -        | 43      | -       | [2] | N;<br>PU           | I/O  | <b>GPIO4[6]</b> — General purpose digital input/output pin.                                     |
|          |         |          |         |         |     |                    | I    | <b>USB1_ULPI_NXT</b> — ULPI link NXT signal. Data flow control signal from the PHY.             |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | O    | <b>LCD_VD5</b> — LCD data.  |
|          |         |          |         |         |     |                    | O    | <b>LCD_LP</b> — Line synchronization pulse (STN). Horizontal synchronization pulse (TFT).       |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | I    | <b>T0_CAP2</b> — Capture input 2 of timer 0.  |
| P8_7     | K1      | -        | 45      | -       | [2] | N;<br>PU           | I/O  | <b>GPIO4[7]</b> — General purpose digital input/output pin.                                     |
|          |         |          |         |         |     |                    | O    | <b>USB1_ULPI_STP</b> — ULPI link STP signal. Asserted to end or interrupt transfers to the PHY. |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | O    | <b>LCD_VD4</b> — LCD data.  |
|          |         |          |         |         |     |                    | O    | <b>LCD_PWR</b> — LCD panel power enable.  |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
| P8_8     | L1      | -        | 49      | -       | [2] | N;<br>PU           | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | I    | <b>USB1_ULPI_CLK</b> — ULPI link CLK signal. 60 MHz clock generated by the PHY.                 |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | O    | <b>CGU_OUT0</b> — CGU spare clock output 0.   |
|          |         |          |         |         |     |                    | O    | <b>I2S1_TX_MCLK</b> — I2S1 transmit master clock.   |
| P9_0     | T1      | -        | 59      | -       | [2] | N;<br>PU           | I/O  | <b>GPIO4[12]</b> — General purpose digital input/output pin.                                    |
|          |         |          |         |         |     |                    | O    | <b>MCABORT</b> — Motor control PWM, LOW-active fast abort.                                      |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | I    | <b>ENET_CRS</b> — Ethernet Carrier Sense (MII interface).                                       |
|          |         |          |         |         |     |                    | I/O  | <b>SGPIO0</b> — General purpose digital input/output pin.                                       |
|          |         |          |         |         |     |                    | I/O  | <b>SSP0_SSEL</b> — Slave Select for SSP0.   |

Table 3. Pin description ...continued

| Pin name | LBGA256 | TFBGA100 | LQFP208 | LQFP144 |     | Reset state<br>[1] | Type | Description  |
|----------|---------|----------|---------|---------|-----|--------------------|------|--|
| P9_5     | M9      | -        | 98      | 69      | [2] | N;<br>PU           | -    | R — Function reserved.   |
|          |         |          |         |         |     |                    | O    | MCOA1 — Motor control PWM channel 1, output A.   |
|          |         |          |         |         |     |                    | O    | USB1_PPWR — VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active high).<br>Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts. |
|          |         |          |         |         |     |                    | -    | R — Function reserved.   |
|          |         |          |         |         |     |                    | I/O  | GPIO5[18] — General purpose digital input/output pin.  |
|          |         |          |         |         |     |                    | O    | ENET_TXD3 — Ethernet transmit data 3 (MII interface).  |
|          |         |          |         |         |     |                    | I/O  | SGPIO3 — General purpose digital input/output pin.   |
|          |         |          |         |         |     |                    | O    | U0_TXD — Transmitter output for USART0.  |
| P9_6     | L11     | -        | 103     | 72      | [2] | N;<br>PU           | I/O  | GPIO4[11] — General purpose digital input/output pin.  |
|          |         |          |         |         |     |                    | O    | MCOB1 — Motor control PWM channel 1, output B.   |
|          |         |          |         |         |     |                    | I    | USB1_PWR_FAULT — USB1 Port power fault signal indicating over-current condition; this signal monitors over-current on the USB1 bus (external circuitry required to detect over-current condition).   |
|          |         |          |         |         |     |                    | -    | R — Function reserved.   |
|          |         |          |         |         |     |                    | -    | R — Function reserved.   |
|          |         |          |         |         |     |                    | I    | ENET_COL — Ethernet Collision detect (MII interface).  |
|          |         |          |         |         |     |                    | I/O  | SGPIO8 — General purpose digital input/output pin.   |
|          |         |          |         |         |     |                    | I    | U0_RXD — Receiver input for USART0.  |
| PA_0     | L12     | -        | 126     | -       | [2] | N;<br>PU           | -    | R — Function reserved.   |
|          |         |          |         |         |     |                    | -    | R — Function reserved.   |
|          |         |          |         |         |     |                    | -    | R — Function reserved.   |
|          |         |          |         |         |     |                    | -    | R — Function reserved.   |
|          |         |          |         |         |     |                    | -    | R — Function reserved.   |
|          |         |          |         |         |     |                    | O    | I2S1_RX_MCLK — I2S1 receive master clock.  |
|          |         |          |         |         |     |                    | O    | CGU_OUT1 — CGU spare clock output 1.   |
|          |         |          |         |         |     |                    | -    | R — Function reserved.   |
| PA_1     | J14     | -        | 134     | -       | [3] | N;<br>PU           | I/O  | GPIO4[8] — General purpose digital input/output pin.   |
|          |         |          |         |         |     |                    | I    | QE1_IDX — Quadrature Encoder Interface INDEX input.  |
|          |         |          |         |         |     |                    | -    | R — Function reserved.   |
|          |         |          |         |         |     |                    | O    | U2_TXD — Transmitter output for USART2.  |
|          |         |          |         |         |     |                    | -    | R — Function reserved.   |
|          |         |          |         |         |     |                    | -    | R — Function reserved.   |
|          |         |          |         |         |     |                    | -    | R — Function reserved.   |
|          |         |          |         |         |     |                    | -    | R — Function reserved.   |

Table 3. Pin description ...continued

| Pin name | LBGA256 | TFBGA100 | LQFP208 | LQFP144 |     | Reset state<br>[1] | Type | Description   |
|----------|---------|----------|---------|---------|-----|--------------------|------|---|
| PC_2     | F6      | -        | 13      | -       | [2] | N;<br>PU           | I/O  | <b>USB1_ULPI_D6</b> — ULPI link bidirectional data line 6.  |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | I    | <b>U1_CTS</b> — Clear to Send input for UART 1.   |
|          |         |          |         |         |     |                    | O    | <b>ENET_TXD2</b> — Ethernet transmit data 2 (MII interface).  |
|          |         |          |         |         |     |                    | I/O  | <b>GPIO6[1]</b> — General purpose digital input/output pin.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | O    | <b>SD_RST</b> — SD/MMC reset signal for MMC4.4 card.  |
| PC_3     | F5      | -        | 11      | -       | [5] | N;<br>PU           | I/O  | <b>USB1_ULPI_D5</b> — ULPI link bidirectional data line 5.  |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | O    | <b>U1_RTS</b> — Request to Send output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.                          |
|          |         |          |         |         |     |                    | O    | <b>ENET_TXD3</b> — Ethernet transmit data 3 (MII interface).  |
|          |         |          |         |         |     |                    | I/O  | <b>GPIO6[2]</b> — General purpose digital input/output pin.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | O    | <b>SD_VOLT1</b> — SD/MMC bus voltage select output 1.   |
| PC_4     | F4      | -        | 16      | -       | [2] | N;<br>PU           | AI   | <b>ADC1_0</b> — DAC, ADC1 and ADC0, input channel 0. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC. |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | I/O  | <b>USB1_ULPI_D4</b> — ULPI link bidirectional data line 4.  |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    |      | <b>ENET_TX_EN</b> — Ethernet transmit enable (RMII/MII interface).  |
|          |         |          |         |         |     |                    | I/O  | <b>GPIO6[3]</b> — General purpose digital input/output pin.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | I    | <b>T3_CAP1</b> — Capture input 1 of timer 3.  |
| PC_5     | G4      | -        | 20      | -       | [2] | N;<br>PU           | I/O  | <b>SD_DAT0</b> — SD/MMC data bus line 0.  |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | I/O  | <b>USB1_ULPI_D3</b> — ULPI link bidirectional data line 3.  |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | O    | <b>ENET_TX_ER</b> — Ethernet Transmit Error (MII interface).  |
|          |         |          |         |         |     |                    | I/O  | <b>GPIO6[4]</b> — General purpose digital input/output pin.   |
|          |         |          |         |         |     |                    | -    | <b>R</b> — Function reserved.   |
|          |         |          |         |         |     |                    | I    | <b>T3_CAP2</b> — Capture input 2 of timer 3.  |
| PC_5     | G4      | -        | 20      | -       | [2] | N;<br>PU           | I/O  | <b>SD_DAT1</b> — SD/MMC data bus line 1.  |

Table 3. Pin description ...continued

| Pin name | LBGA256 | TFBGA100 | LQFP208 | LQFP144 |     | Reset state<br>[1] | Type | Description   |
|----------|---------|----------|---------|---------|-----|--------------------|------|---|
| PD_15    | T15     | -        | 101     | -       | [2] | N;<br>PU           | -    | R — Function reserved.                                |
|          |         |          |         |         |     |                    | -    | R — Function reserved.                                |
|          |         |          |         |         |     |                    | I/O  | EMC_A17 — External memory address line 17.            |
|          |         |          |         |         |     |                    | -    | R — Function reserved.                                |
|          |         |          |         |         |     |                    | I/O  | GPIO6[29] — General purpose digital input/output pin. |
|          |         |          |         |         |     |                    | I    | SD_WP — SD/MMC card write protect input.              |
|          |         |          |         |         |     |                    | O    | CTOUT_8 — SCT output 8. Match output 0 of timer 2.    |
|          |         |          |         |         |     |                    | -    | R — Function reserved.                                |
| PD_16    | R14     | -        | 104     | -       | [2] | N;<br>PU           | -    | R — Function reserved.                                |
|          |         |          |         |         |     |                    | -    | R — Function reserved.                                |
|          |         |          |         |         |     |                    | I/O  | EMC_A16 — External memory address line 16.            |
|          |         |          |         |         |     |                    | -    | R — Function reserved.                                |
|          |         |          |         |         |     |                    | I/O  | GPIO6[30] — General purpose digital input/output pin. |
|          |         |          |         |         |     |                    | O    | SD_VOLT2 — SD/MMC bus voltage select output 2.        |
|          |         |          |         |         |     |                    | O    | CTOUT_12 — SCT output 12. Match output 3 of timer 3.  |
| PE_0     | P14     | -        | 106     | -       | [2] | N;<br>PU           | -    | R — Function reserved.                                |
|          |         |          |         |         |     |                    | -    | R — Function reserved.                                |
|          |         |          |         |         |     |                    | -    | R — Function reserved.                                |
|          |         |          |         |         |     |                    | I/O  | EMC_A18 — External memory address line 18.            |
|          |         |          |         |         |     |                    | I/O  | GPIO7[0] — General purpose digital input/output pin.  |
|          |         |          |         |         |     |                    | O    | CAN1_TD — CAN1 transmitter output.                    |
|          |         |          |         |         |     |                    | -    | R — Function reserved.                                |
| PE_1     | N14     | -        | 112     | -       | [2] | N;<br>PU           | -    | R — Function reserved.                                |
|          |         |          |         |         |     |                    | -    | R — Function reserved.                                |
|          |         |          |         |         |     |                    | -    | R — Function reserved.                                |
|          |         |          |         |         |     |                    | I/O  | EMC_A19 — External memory address line 19.            |
|          |         |          |         |         |     |                    | I/O  | GPIO7[1] — General purpose digital input/output pin.  |
|          |         |          |         |         |     |                    | I    | CAN1_RD — CAN1 receiver input.                        |
|          |         |          |         |         |     |                    | -    | R — Function reserved.                                |
|          |         |          |         |         |     |                    | -    | R — Function reserved.                                |
|          |         |          |         |         |     |                    | -    | R — Function reserved.                                |

## 7. Functional description

---

### 7.1 Architectural overview

The ARM Cortex-M4 includes three AHB-Lite buses: the system bus, the I-CODE bus, and the D-code bus. The I-CODE and D-code core buses allow for concurrent code and data accesses from different slave ports.

The LPC435x/3x/2x/1x use a multi-layer AHB matrix to connect the ARM Cortex-M4 buses and other bus masters to peripherals in a flexible manner that optimizes performance by allowing peripherals that are on different slaves ports of the matrix to be accessed simultaneously by different bus masters.

An ARM Cortex-M0 co-processor is included in the LPC435x/3x/2x/1x, capable of off-loading the main ARM Cortex-M4 application processor. Most peripheral interrupts are connected to both processors. The processors communicate with each other via an interprocessor communication protocol.

### 7.2 ARM Cortex-M4 processor

The ARM Cortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals, and includes an internal prefetch unit that supports speculative branching. The ARM Cortex-M4 supports single-cycle digital signal processing and SIMD instructions. A hardware floating-point processor is integrated in the core. The processor includes an NVIC with up to 53 interrupts.

### 7.3 ARM Cortex-M0 co-processor

The ARM Cortex-M0 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption. The ARM Cortex-M0 co-processor uses a 3-stage pipeline von Neumann architecture and a small but powerful instruction set providing high-end processing hardware. In LPC43xx, the Cortex-M0 coprocessor hardware multiply is implemented as a 32-cycle iterative multiplier. The co-processor incorporates an NVIC with 32 interrupts.

### 7.4 Interprocessor communication

The ARM Cortex-M4 and ARM Cortex-M0 interprocessor communication is based on using shared SRAM as mailbox and one processor raising an interrupt on the other processor's NVIC, for example after it has delivered a new message in the mailbox. The receiving processor can reply by raising an interrupt on the sending processor's NVIC to acknowledge the message.



### 7.6.1 Features

- ARM Cortex-M4 core:
  - Controls system exceptions and peripheral interrupts
  - Support for up to 53 vectored interrupts
  - Eight programmable interrupt priority levels with hardware priority level masking
  - Relocatable vector table
  - Non-Maskable Interrupt (NMI)
  - Software interrupt generation
- ARM Cortex-M0 core:
  - Support for up to 32 interrupts
  - Four programmable interrupt priority levels with hardware priority level masking

### 7.6.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

## 7.7 System Tick timer (SysTick)

The ARM Cortex-M4 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a 10 ms interval.

**Remark:** The SysTick is not included in the ARM Cortex-M0 core implementation.

## 7.8 Event router

The event router combines various internal signals, interrupts, and the external interrupt pins (WAKEUP[3:0]) to create an interrupt in the NVIC, if enabled. In addition, the event router creates a wake-up signal to the ARM core and the CCU for waking up from Sleep, Deep-sleep, Power-down, and Deep power-down modes. Individual events can be configured as edge or level sensitive and can be enabled or disabled in the event router. The event router can be battery powered.

The following events if enabled in the event router can create a wake-up signal from sleep, deep-sleep, power-down, and deep power-down modes and/or create an interrupt:

- External pins WAKEUP0/1/2/3 and  $\overline{\text{RESET}}$
- Alarm timer, RTC (32 kHz oscillator running)

The following events if enabled in the event router can create a wake-up signal from sleep mode only and/or create an interrupt:

- WWDT, BOD interrupts.
- C\_CAN0/1 and QEI interrupts.
- Ethernet, USB0, USB1 signals.
- Selected outputs of combined timers (SCTimer/PWM and timer0/1/3).

Table 5. Boot mode when OPT BOOT\_SRC bits are zero

| Boot mode | Pins |      |      |      | Description   |
|-----------|------|------|------|------|---|
|           | P2_9 | P2_8 | P1_2 | P1_1 |   |
| USB1      | LOW  | HIGH | HIGH | LOW  | Boot from USB1.   |
| SPI (SSP) | LOW  | HIGH | HIGH | HIGH | Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_SSEL), P3_7 (function SSP0_MISO), and P3_8 (function SSP0_MOSI) <sup>[1]</sup> |
| USART3    | HIGH | LOW  | LOW  | LOW  | Enter ISP mode using USART3 pins P2_3 and P2_4.   |

[1] The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI.

**Remark:** Pin functions for SPIFI and SSP0 boot are different.

## 7.14 Memory mapping

The memory map shown in Figure 7 and Figure 8 is global to both the Cortex-M4 and the Cortex-M0 processors and all SRAM, flash, and EEPROM memory is shared between both processors. Each processor uses its own ARM private bus memory map for the NVIC and other system functions.

The timer/counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts, generate timed DMA requests, or perform other actions at specified timer values, based on four match registers. Each timer/counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

#### 7.20.1.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- Counter or timer operation.
- Two 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event can also generate an interrupt.
- Four 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.
- Up to two match registers can be used to generate timed DMA requests.

#### 7.20.2 Motor control PWM

The motor control PWM is a specialized PWM supporting 3-phase motors and other combinations. Feedback inputs are provided to automatically sense rotor position and use that information to ramp speed up or down. An abort input causes the PWM to release all motor drive outputs immediately. At the same time, the motor control PWM is highly configurable for other generalized timing, counting, capture, and compare applications.

#### 7.20.3 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts angular displacement into two pulse signals. By monitoring both the number of pulses and the relative phase of the two signals, the user code can track the position, direction of rotation, and velocity. In addition, a third channel, or index signal, can be used to reset the position counter. The quadrature encoder interface decodes the digital pulses from a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, the QEI can capture the velocity of the encoder wheel.

##### 7.20.3.1 Features

- Tracks encoder position.
- Increments/decrements depending on direction.
- Programmable for 2× or 4× position counting.
- Velocity capture using built-in timer.
- Velocity compare function with “less than” interrupt.

## 11.2 Wake-up times

**Table 17. Dynamic characteristic: Wake-up from Deep-sleep, Power-down, and Deep power-down modes**

$T_{amb} = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$

| Symbol     | Parameter    | Conditions                          | Min                        | Typ <sup>[1]</sup>     | Max | Unit          |
|------------|--------------|-------------------------------------|----------------------------|------------------------|-----|---------------|
| $t_{wake}$ | wake-up time | from Sleep mode                     | [2] $3 \times T_{cy(clk)}$ | $5 \times T_{cy(clk)}$ | -   | ns            |
|            |              | from Deep-sleep and Power-down mode | 12                         | 51                     | -   | $\mu\text{s}$ |
|            |              | from Deep power-down mode           | -                          | 200                    | -   | $\mu\text{s}$ |
|            |              | after reset                         | -                          | 200                    | -   | $\mu\text{s}$ |

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2]  $T_{cy(clk)} = 1/\text{CCLK}$  with CCLK = CPU clock frequency.

## 11.3 External clock for oscillator in slave mode


**Remark:** The input voltage on the XTAL1/2 pins must be  $\leq 1.2\text{ V}$  (see Table 11). For connecting the oscillator to the XTAL pins, also see Section 13.2 and Section 13.4.



**Table 18. Dynamic characteristic: external clock**

$T_{amb} = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ ;  $V_{DD(I/O)}$  over specified ranges.<sup>[1]</sup>

| Symbol        | Parameter            | Conditions | Min                      | Max                      | Unit |
|---------------|----------------------|------------|--------------------------|--------------------------|------|
| $f_{osc}$     | oscillator frequency |            | 1                        | 25                       | MHz  |
| $T_{cy(clk)}$ | clock cycle time     |            | 40                       | 1000                     | ns   |
| $t_{CHCX}$    | clock HIGH time      |            | $T_{cy(clk)} \times 0.4$ | $T_{cy(clk)} \times 0.6$ | ns   |
| $t_{CLCX}$    | clock LOW time       |            | $T_{cy(clk)} \times 0.4$ | $T_{cy(clk)} \times 0.6$ | ns   |

[1] Parameters are valid over operating temperature range unless otherwise specified.



Fig 28. I<sup>2</sup>S-bus timing (transmit)Fig 29. I<sup>2</sup>S-bus timing (receive)

## 11.11 USART interface

**Table 26. USART dynamic characteristics**

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $105\text{ }^{\circ}\text{C}$ ;  $2.4\text{ V} \leq V_{DD(REG)(3V3)} \leq 3.6\text{ V}$ ;  $2.7\text{ V} \leq V_{DD(I/O)} \leq 3.6\text{ V}$ ;  $C_L = 20\text{ pF}$  sampled at 10 % and 90 % of the signal level; EHS = 1 for all pins. Simulated values.

| Symbol                                    | Parameter              | Min  | Max  | Unit |
|---|------------------------|------|------|------|
| <b>USART master (in synchronous mode)</b> |                        |      |      |      |
| $t_{su(D)}$                               | data input set-up time | 26.6 | -    | ns   |
| $t_{h(D)}$                                | data input hold time   | 0    | -    | ns   |
| $t_{v(Q)}$                                | data output valid time | 0    | 10.4 | ns   |
| <b>USART slave (in synchronous mode)</b>  |                        |      |      |      |
| $t_{su(D)}$                               | data input set-up time | 2.4  | -    | ns   |
| $t_{h(D)}$                                | data input hold time   | 0    | -    | ns   |
| $t_{v(Q)}$                                | data output valid time | 4.3  | 24.3 | ns   |

**Table 27. Dynamic characteristics: SSP pins in SPI mode**

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ ;  $2.4\text{ V} \leq V_{DD(REG)(3V3)} \leq 3.6\text{ V}$ ;  $2.7\text{ V} \leq V_{DD(I/O)} \leq 3.6\text{ V}$ ;  $C_L = 20\text{ pF}$ ; sampled at 10 % and 90 % of the signal level; EHS = 1 for all pins. Simulated values.

| Symbol               | Parameter                     | Conditions  |     | Min                        | Typ                        | Max                | Unit |
|----------------------|-------------------------------|---|-----|----------------------------|----------------------------|--------------------|------|
| t <sub>d</sub>       | delay time                    | continuous transfer mode<br>SPI mode; CPOL = 0;<br>CPHA = 0 |     | -                          | 0.5 × T <sub>cy(clk)</sub> | -                  | ns   |
|                      |                               | SPI mode; CPOL = 0;<br>CPHA = 1                             |     | -                          | n/a                        | -                  | ns   |
|                      |                               | SPI mode; CPOL = 1;<br>CPHA = 0                             |     | -                          | 0.5 × T <sub>cy(clk)</sub> | -                  | ns   |
|                      |                               | SPI mode; CPOL = 1;<br>CPHA = 1                             |     | -                          | n/a                        | -                  | ns   |
|                      |                               | synchronous serial<br>frame mode                            |     | -                          | T <sub>cy(clk)</sub>       | -                  | ns   |
|                      |                               | microwire frame format                                      |     | -                          | n/a                        | -                  | ns   |
| SSP slave            |                               |   |     |                            |                            |                    |      |
| PCLK                 | Peripheral clock<br>frequency |   |     | -                          | -                          | 204                | MHz  |
| T <sub>cy(clk)</sub> | clock cycle time              |   | [2] | 1/(11 × 10 <sup>6</sup> )  | -                          | -                  | s    |
| t <sub>DS</sub>      | data set-up time              | in SPI mode   |     | 1.5                        | -                          | -                  | ns   |
| t <sub>DH</sub>      | data hold time                | in SPI mode   |     | 2                          | -                          | -                  | ns   |
| t <sub>v(Q)</sub>    | data output valid<br>time     | in SPI mode   |     | -                          | -                          | [4 × (1/PCLK)] + 1 | ns   |
| t <sub>h(Q)</sub>    | data output hold<br>time      | in SPI mode   |     | 4.5                        | -                          | -                  | ns   |
| t <sub>lead</sub>    | lead time                     | continuous transfer mode<br>SPI mode; CPOL = 0;<br>CPHA = 0 |     | T <sub>cy(clk)</sub>       | -                          | -                  | ns   |
|                      |                               | SPI mode; CPOL = 0;<br>CPHA = 1                             |     | 0.5 × T <sub>cy(clk)</sub> | -                          | -                  | ns   |
|                      |                               | SPI mode; CPOL = 1;<br>CPHA = 0                             |     | T <sub>cy(clk)</sub>       | -                          | -                  | ns   |
|                      |                               | SPI mode; CPOL = 1;<br>CPHA = 1                             |     | 0.5 × T <sub>cy(clk)</sub> | -                          | -                  | ns   |
|                      |                               | synchronous serial<br>frame mode                            |     | 0.5 × T <sub>cy(clk)</sub> | -                          | -                  | ns   |
|                      |                               | microwire frame format                                      |     | T <sub>cy(clk)</sub>       | -                          | -                  | ns   |

## 13. Application information

### 13.1 LCD panel signal usage

Table 41. LCD panel connections for STN single panel mode

| External pin      | 4-bit mono STN single panel |                  | 8-bit mono STN single panel |                  | Color STN single panel |                  |
|-------------------|-----------------------------|------------------|-----------------------------|------------------|------------------------|------------------|
|                   | LPC43xx pin used            | LCD function     | LPC43xx pin used            | LCD function     | LPC43xx pin used       | LCD function     |
| LCD_VD[23:8]      | -                           | -                | -                           | -                | -                      | -                |
| LCD_VD7           | -                           | -                | P8_4                        | UD[7]            | P8_4                   | UD[7]            |
| LCD_VD6           | -                           | -                | P8_5                        | UD[6]            | P8_5                   | UD[6]            |
| LCD_VD5           | -                           | -                | P8_6                        | UD[5]            | P8_6                   | UD[5]            |
| LCD_VD4           | -                           | -                | P8_7                        | UD[4]            | P8_7                   | UD[4]            |
| LCD_VD3           | P4_2                        | UD[3]            | P4_2                        | UD[3]            | P4_2                   | UD[3]            |
| LCD_VD2           | P4_3                        | UD[2]            | P4_3                        | UD[2]            | P4_3                   | UD[2]            |
| LCD_VD1           | P4_4                        | UD[1]            | P4_4                        | UD[1]            | P4_4                   | UD[1]            |
| LCD_VD0           | P4_1                        | UD[0]            | P4_1                        | UD[0]            | P4_1                   | UD[0]            |
| LCD_LP            | P7_6                        | LCDLP            | P7_6                        | LCDLP            | P7_6                   | LCDLP            |
| LCD_ENAB/<br>LCDM | P4_6                        | LCDENAB/<br>LCDM | P4_6                        | LCDENAB/<br>LCDM | P4_6                   | LCDENAB/<br>LCDM |
| LCD_FP            | P4_5                        | LCDFP            | P4_5                        | LCDFP            | P4_5                   | LCDFP            |
| LCD_DCLK          | P4_7                        | LCDDCLK          | P4_7                        | LCDDCLK          | P4_7                   | LCDDCLK          |
| LCD_LE            | P7_0                        | LCDLE            | P7_0                        | LCDLE            | P7_0                   | LCDLE            |
| LCD_PWR           | P7_7                        | CDPWR            | P7_7                        | LCDPWR           | P7_7                   | LCDPWR           |
| GP_CLKIN          | PF_4                        | LCDCLKIN         | PF_4                        | LCDCLKIN         | PF_4                   | LCDCLKIN         |

Table 42. LCD panel connections for STN dual panel mode

| External pin  | 4-bit mono STN dual panel |              | 8-bit mono STN dual panel |              | Color STN dual panel |              |
|---------------|---------------------------|--------------|---------------------------|--------------|----------------------|--------------|
|               | LPC43xx pin used          | LCD function | LPC43xx pin used          | LCD function | LPC43xx pin used     | LCD function |
| LCD_VD[23:16] | -                         | -            | -                         | -            | -                    | -            |
| LCD_VD15      | -                         | -            | PB_4                      | LD[7]        | PB_4                 | LD[7]        |
| LCD_VD14      | -                         | -            | PB_5                      | LD[6]        | PB_5                 | LD[6]        |
| LCD_VD13      | -                         | -            | PB_6                      | LD[5]        | PB_6                 | LD[5]        |
| LCD_VD12      | -                         | -            | P8_3                      | LD[4]        | P8_3                 | LD[4]        |
| LCD_VD11      | P4_9                      | LD[3]        | P4_9                      | LD[3]        | P4_9                 | LD[3]        |
| LCD_VD10      | P4_10                     | LD[2]        | P4_10                     | LD[2]        | P4_10                | LD[2]        |
| LCD_VD9       | P4_8                      | LD[1]        | P4_8                      | LD[1]        | P4_8                 | LD[1]        |
| LCD_VD8       | P7_5                      | LD[0]        | P7_5                      | LD[0]        | P7_5                 | LD[0]        |
| LCD_VD7       | -                         | -            |                           | UD[7]        | P8_4                 | UD[7]        |
| LCD_VD6       | -                         | -            | P8_5                      | UD[6]        | P8_5                 | UD[6]        |
| LCD_VD5       | -                         | -            | P8_6                      | UD[5]        | P8_6                 | UD[5]        |
| LCD_VD4       | -                         | -            | P8_7                      | UD[4]        | P8_7                 | UD[4]        |
| LCD_VD3       | P4_2                      | UD[3]        | P4_2                      | UD[3]        | P4_2                 | UD[3]        |

Table 44. Recommended values for C<sub>X1/X2</sub> in oscillation mode (crystal and external components parameters) low frequency mode

| Fundamental oscillation frequency | Maximum crystal series resistance R <sub>S</sub> | External load capacitors C <sub>X1</sub> , C <sub>X2</sub> |
|-----------------------------------|--|--|
| 12 MHz                            | < 160 Ω  | 18 pF, 18 pF   |
|                                   | < 160 Ω  | 39 pF, 39 pF   |
| 16 MHz                            | < 120 Ω  | 18 pF, 18 pF   |
|                                   | < 80 Ω   | 33 pF, 33 pF   |
| 20 MHz                            | < 100 Ω  | 18 pF, 18 pF   |
|                                   | < 80 Ω   | 33 pF, 33 pF   |

Table 45. Recommended values for C<sub>X1/X2</sub> in oscillation mode (crystal and external components parameters) high frequency mode

| Fundamental oscillation frequency | Maximum crystal series resistance R <sub>S</sub> | External load capacitors C <sub>X1</sub> , C <sub>X2</sub> |
|-----------------------------------|--|--|
| 15 MHz                            | < 80 Ω   | 18 pF, 18 pF   |
| 20 MHz                            | < 80 Ω   | 39 pF, 39 pF   |
|                                   | < 100 Ω  | 47 pF, 47 pF   |




Fig 43. Slave mode operation of the on-chip oscillator




Fig 44. Oscillator modes with external crystal model used for C<sub>X1</sub>/C<sub>X2</sub> evaluation



LQFP144: plastic low profile quad flat package; 144 leads; body 20 x 20 x 1.4 mm

SOT486-1








Fig 54. Package outline for the LQFP144 package


Footprint information for reflow soldering of TFBGA100 package

SOT926-1



Generic footprint pattern  
Refer to the package outline drawing for actual layout

-  solder land
-  solder paste deposit
-  solder land plus solder paste
- occupied area
- solder resist



DIMENSIONS in mm

| P    | SL    | SP    | SR    | Hx    | Hy    |
|------|-------|-------|-------|-------|-------|
| 0.80 | 0.330 | 0.400 | 0.480 | 9.400 | 9.400 |

sot926-1\_fr

Fig 58. Reflow soldering of the TFBGA100 package

Table 47. Revision history ...continued

| Document ID    | Release date | Data sheet status  | Change notice | Supersedes |
|----------------|--------------|--|---------------|------------|
| Modifications: |              | <ul style="list-style-type: none"> <li>Parameter <math>t_{\text{ret}}</math> (retention time) for EEPROM updated in Table 15.</li> <li>SGPIO and SPI location corrected in Figure 1.</li> <li>SGPIO-to-DMA connection updated in Figure 6.</li> <li>Parameter <math>V_{\text{DDA}(3\text{V}3)}</math> added for pins USB0_VDDA3V3_DRIVER and USB0_VDDA3V3 in Table 11.</li> <li>Parameter name <math>I_{\text{DD}(\text{ADC})}</math> changed to <math>I_{\text{DDA}}</math> in Table 11.</li> <li>Minimum wake-up time from sleep mode added in Table 16.</li> <li>Data for <math>I_{\text{DD}(\text{IO})}</math> added in Table 11.</li> <li>Corrected max voltage on pins USB0_DP, USB0_DM, USB0_VBUS, USB1_DP, and USB1_DM in Table 7 and Table 11 to be consistent with USB specifications.</li> <li>SPI and SGPIO peripheral power consumption added in Table 12.</li> <li>SPI timing characteristics added. See Section 11.12.</li> <li>SGPIO timing characteristics added. See Section 11.15.</li> <li>Data sheet status changed to Product data sheet.</li> <li>Conditions RPHASE1 and RPHASE2 corrected in Table 15 "EEPROM characteristics". RPHASE1: <math>t_{\text{wait}} &gt; 70 \text{ ns}</math>. RPHASE2: <math>t_{\text{wait}} &gt; 35 \text{ ns}</math>.</li> <li><math>I_{\text{DD}(\text{REG})(3\text{V}3)}</math> updated in Table 11 "Static characteristics" for the following conditions: <ul style="list-style-type: none"> <li>Active mode: CCLK = 12 MHz; <math>I_{\text{DD}(\text{REG})(3\text{V}3)}</math> changed from 9.3 mA to 10 mA.</li> <li>Active mode: CCLK = 60 MHz; <math>I_{\text{DD}(\text{REG})(3\text{V}3)}</math> changed from 26 mA to 28 mA.</li> <li>Active mode: CCLK = 120 MHz; <math>I_{\text{DD}(\text{REG})(3\text{V}3)}</math> changed from 46 mA to 51 mA.</li> <li>Active mode: CCLK = 180 MHz; <math>I_{\text{DD}(\text{REG})(3\text{V}3)}</math> changed from 66 mA to 74 mA.</li> <li>Active mode: CCLK = 204 MHz; <math>I_{\text{DD}(\text{REG})(3\text{V}3)}</math> changed from 75 mA to 83 mA.</li> <li>Sleep mode: CCLK = 12 MHz; <math>I_{\text{DD}(\text{REG})(3\text{V}3)}</math> changed from 6.2 mA to 8.8 mA.</li> </ul> </li> <li>Power consumption data in Figure 11 to Figure 14 updated.</li> <li>IRC specifications corrected in Table 19 "Dynamic characteristic: IRC oscillator". Accuracy changed to +/- 3 % over the entire temperature range.</li> <li>SPIFI timing diagram corrected and specified for mode 0. See Table 27.</li> <li>Table 21 "Dynamic characteristic: I/O pins[1]" added.</li> <li>Parameter <math>C_{\text{I}}</math> corrected for high-drive pins (changed from 2 pF to 5.2 pF). See Table 11.</li> <li>Internal pull-up resistor configuration added for <math>\overline{\text{RESET}}</math>, WAKEUPn, and ALARM pins. See Table 3.</li> <li>Description of DEBUG pin updated.</li> <li>Input range for PLL1 corrected: 1 MHz to 25 MHz. See Section 7.23.7 "System PLL1".</li> <li>Signal polarity of EMC_CKEOUT and EMC_DQMOUT corrected. Both signals are active HIGH.</li> <li>SPIFI output timing parameters in Table 27 corrected to apply to Mode 0: <ul style="list-style-type: none"> <li><math>t_{\text{V}(\text{Q})}</math> changed to 3.2 ns.</li> <li><math>t_{\text{h}(\text{Q})}</math> changed to 0.2 ns,</li> </ul> </li> </ul> |               |            |

Table 47. Revision history ...continued

| Document ID            | Release date   | Data sheet status      | Change notice | Supersedes             |
|------------------------|--|------------------------|---------------|------------------------|
| Modifications:         | <ul style="list-style-type: none"> <li>SD/MMC timing data updated. See Table 35 "Dynamic characteristics: SD/MMC".</li> <li>IEEE standard 802.3 compliance added to Section 11.18. Covers Ethernet dynamic characteristics of ENET_MDIO and ENET_MDC signals.</li> <li>SSP master mode timing diagram updated with SSEL timing parameters. See Figure 31 "SSP in SPI mode and SPI master timing".</li> <li>Parameters <math>t_{lead}</math>, <math>t_{lag}</math>, and <math>t_d</math> added in Table 25 "Dynamic characteristics: SSP pins in SPI mode".</li> <li>Parameter <math>t_{CSLWEL}</math> with condition <math>PB = 1</math> corrected: <math>(WAITWEN + 1) \times T_{cy(clk)}</math> added. See Table 29 "Dynamic characteristics: Static asynchronous external memory interface".</li> <li>Parameter <math>t_{CSLBSL}</math> with condition <math>PB = 0</math> corrected: <math>(WAITWEN + 1) \times T_{cy(clk)}</math> added. See Table 29 "Dynamic characteristics: Static asynchronous external memory interface".</li> <li>Removed restriction on C_CAN bus usage. See CAN.1 errata in Ref. 2.</li> <li>General-purpose OTP size corrected.</li> </ul>  |                        |               |                        |
| LPC435X_3X_2X_1X v.3   | 20121206   | Preliminary data sheet | -             | LPC4357_53_37_33 v.2.1 |
| Modifications:         | <ul style="list-style-type: none"> <li>TFBGA180 packages removed.</li> <li>Part LPC432x and LPC431x added.</li> <li>SCT dither engine added and SCT bi-directional event enable features added.</li> <li>Figure 10 "Dual-core debug configuration" added.</li> <li><math>T = 105\text{ }^{\circ}\text{C}</math> data added in Figure 20 to Figure 23.</li> <li>Change symbol names and parameter names in Table 21.</li> <li>Parameter <math>I_{LH}</math> updated for condition <math>V_I = 5\text{ V}</math> and <math>T_{amb} = 25\text{ }^{\circ}\text{C}/105\text{ }^{\circ}\text{C}</math> in Table 11.</li> <li>Power consumption data added in Section 10.1.</li> <li>SPIFI dynamic characteristics added in Section 11.16.</li> <li>IRC accuracy corrected to <math>\pm 2\%</math> for <math>T_{amb} = -40\text{ }^{\circ}\text{C}</math> to <math>0\text{ }^{\circ}\text{C}</math> and <math>T_{amb} = 85\text{ }^{\circ}\text{C}</math> to <math>105\text{ }^{\circ}\text{C}</math>.</li> <li>Pull-up and Pull-down current data (Figure 24 and Figure 25) updated with data for <math>T_{amb} = 105\text{ }^{\circ}\text{C}</math>.</li> <li>SPIFI maximum data rate changed to 52 MB per second.</li> <li>Recommendation for <math>V_{BAT}</math> use added: The recommended operating condition for the battery supply is <math>V_{DD(REG)(3V3)} &gt; V_{BAT} + 0.2\text{ V}</math>.</li> <li>Table 14 "Band gap characteristics" added.</li> <li>Section 7.23.9 "Power Management Controller (PMC)" added.</li> <li>Description of ADC pins on digital/analog input pins changed. Each input to the ADC is connected to ADC0 and ADC1. See Table 3.</li> <li>OTP memory size changed to 64 bit.</li> <li>Use of C_CAN peripheral restricted in Section 2.</li> <li>ADC channels limited to a total of 8 channels shared between ADC0 and ADC1.</li> </ul> |                        |               |                        |
| LPC4357_53_37_33 v.2.1 | 20120904   | Preliminary data sheet | -             | LPC4357_53_37_33 v.2   |
| Modifications:         | <ul style="list-style-type: none"> <li>SSP0 boot pin functions corrected in Table 5 and Table 4. Pin P3_3 = SSP0_SCK, pin P3_6 = SSP0_SSEL, pin P3_7 = SSP0_MISO, pin P3_8 = SSP0_MOSI.</li> <li>SWD removed for ARM Cortex-M0.</li> <li>BOD de-assertion levels added in Table 13.</li> <li>Peripheral power consumption data added in Table 12.</li> <li>Minimum value for all supply voltages changed to <math>-0.5\text{ V}</math> in Table 7.</li> </ul>  |                        |               |                        |

## 19. Legal information

### 19.1 Data sheet status

| Document status <sup>[1][2]</sup> | Product status <sup>[3]</sup> | Definition  |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet      | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet    | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet        | Production                    | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 19.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 19.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.