



Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	126
Number of Logic Elements/Cells	1008
Total RAM Bits	-
Number of I/O	184
Number of Gates	12000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf81188aqc240-4

JTAG BST circuitry	Yes	No	Yes	Yes	No	Yes
--------------------	-----	----	-----	-----	----	-----

...and More Features

- Peripheral register for fast setup and clock-to-output delay
- Fabricated on an advanced SRAM process
- Available in a variety of packages with 84 to 304 pins (see [Table 2](#))
- Software design support and automatic place-and-route provided by the Altera® MAX+PLUS® II development system for Windows-based PCs, as well as Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and Veribest

Table 2. FLEX 8000 Package Options & I/O Pin Count Note (1)





Device	84-Pin PLCC	100-Pin TQFP	144-Pin TQFP	160-Pin PQFP	160-Pin PGA	192-Pin PGA	208-Pin PQFP	225-Pin BGA	232-Pin PGA	240-Pin PQFP	280-Pin PGA	304-Pin RQFP
EPF8282A	68	78										
EPF8282AV		78										
EPF8452A	68	68		120	120							
EPF8636A	68			118		136	136					
EPF8820A			112	120		152	152	152				
EPF81188A							148		184	184		
EPF81500A										181	208	208

Note:

(1) FLEX 8000 device package types include plastic J-lead chip carrier (PLCC), thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), ball-grid array (BGA), and pin-grid array (PGA) packages.

General Description

Altera's Flexible Logic Element Matrix (FLEX®) family combines the benefits of both erasable programmable logic devices (EPLDs) and field-programmable gate arrays (FPGAs). The FLEX 8000 device family is ideal for a variety of applications because it combines the fine-grained architecture and high register count characteristics of FPGAs with the high speed and predictable interconnect delays of EPLDs. Logic is implemented in LEs that include compact 4-input look-up tables (LUTs) and programmable registers. High performance is provided by a fast, continuous network of routing resources.

Figure 6. FLEX 8000 LE Operating Modes**Normal Mode****Arithmetic Mode****Up/Down Counter Mode****Clearable Counter Mode**

Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in signal are the inputs to a 4-input LUT. Using a configurable SRAM bit, the MAX+PLUS II Compiler automatically selects the carry-in or the DATA3 signal as an input. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. The LE-Out signal—the data output of the LE—is either the combinatorial output of the LUT and cascade chain, or the data output (Q) of the programmable register.

Arithmetic Mode

The arithmetic mode offers two 3-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT provides a 3-bit function; the other generates a carry bit. As shown in Figure 6, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three bits: a , b , and the carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports a cascade chain.

Up/Down Counter Mode

The up/down counter mode offers counter enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Two 3-input LUTs are used: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals, without using the LUT resources.

Clearable Counter Mode

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control; the clear function is substituted for the cascade-in signal in the up/down counter mode. Two 3-input LUTs are used: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer, and the output of this multiplexer is ANDed with a synchronous clear.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-stating without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable signals select the signal that drives the bus. However, if multiple output enable signals are active, contending signals can be driven onto the bus. Conversely, if no output enable signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The MAX+PLUS II software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE is used to asynchronously load signals into a register. The register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.


During compilation, the MAX+PLUS II Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six asynchronous modes, which are chosen during design entry. LPM functions that use registers will automatically use the correct asynchronous mode. See [Figure 7](#).

- Clear only
- Preset only
- Clear and preset
- Load with clear
- Load with preset
- Load without clear or preset

Figure 10. FLEX 8000 IOE

Numbers in parentheses are for EPF81500A devices only.



Row-to-IOE Connections

Figure 11 illustrates the connection between row interconnect channels and IOEs. An input signal from an IOE can drive two separate row channels. When an IOE is used as an output, the signal is driven by an n-to-1 multiplexer that selects the row channels. The size of the multiplexer varies with the number of columns in a device. EPF81500A devices use a 27-to-1 multiplexer; EPF81188A, EPF8820A, EPF8636A, and EPF8452A devices use a 21-to-1 multiplexer; and EPF8282A and EPF8282AV devices use a 13-to-1 multiplexer. Eight IOEs are connected to each side of the row channels.

Table 10. FLEX 8000 5.0-V Device Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
V_{CCIO}	Supply voltage for output buffers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
V_I	Input voltage		-0.5	$V_{CCINT} + 0.5$	V
V_O	Output voltage		0	V_{CCIO}	V
T_A	Operating temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
t_R	Input rise time			40	ns
t_F	Input fall time			40	ns

Table 11. FLEX 8000 5.0-V Device DC Operating Conditions *Notes (5), (6)*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IH}	High-level input voltage		2.0		$V_{CCINT} + 0.5$	V
V_{IL}	Low-level input voltage		-0.5		0.8	V
V_{OH}	5.0-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}$ (7) $V_{CCIO} = 4.75 \text{ V}$	2.4			V
	3.3-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}$ (7) $V_{CCIO} = 3.00 \text{ V}$	2.4			V
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}$ (7) $V_{CCIO} = 3.00 \text{ V}$	$V_{CCIO} - 0.2$			V
V_{OL}	5.0-V low-level TTL output voltage	$I_{OL} = 12 \text{ mA DC}$ (7) $V_{CCIO} = 4.75 \text{ V}$			0.45	V
	3.3-V low-level TTL output voltage	$I_{OL} = 12 \text{ mA DC}$ (7) $V_{CCIO} = 3.00 \text{ V}$			0.45	V
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC}$ (7) $V_{CCIO} = 3.00 \text{ V}$			0.2	V
I_I	Input leakage current	$V_I = V_{CC}$ or ground	-10		10	µA
I_{OZ}	Tri-state output off-state current	$V_O = V_{CC}$ or ground	-40		40	µA
I_{CC0}	V_{CC} supply current (standby)	$V_I = \text{ground, no load}$		0.5	10	mA




Figure 19. FLEX 8000 Timing Model

Table 26. EPF8282AV I/O Element Timing Parameters

Symbol	Speed Grade				Unit	
	A-3		A-4			
	Min	Max	Min	Max		
t_{IOD}		0.9		2.2	ns	
t_{IOC}		1.9		2.0	ns	
t_{IOE}		1.9		2.0	ns	
t_{OCO}		1.0		2.0	ns	
$t_{IOPCOMB}$		0.1		0.0	ns	
t_{IOSU}	1.8		2.8		ns	
t_{IOH}	0.0		0.2		ns	
t_{IOCLR}		1.2		2.3	ns	
t_{IN}		1.7		3.4	ns	
t_{OD1}		1.7		4.1	ns	
t_{OD2}		—		—	ns	
t_{OD3}		5.2		7.1	ns	
t_{XZ}		1.8		4.3	ns	
t_{ZX1}		1.8		4.3	ns	
t_{ZX2}		—		—	ns	
t_{ZX3}		5.3		8.3	ns	

Table 27. EPF8282AV Interconnect Timing Parameters

Symbol	Speed Grade				Unit	
	A-3		A-4			
	Min	Max	Min	Max		
$t_{LABCASC}$		0.4		1.3	ns	
$t_{LABCARRY}$		0.4		0.8	ns	
t_{LOCAL}		0.8		1.5	ns	
t_{ROW}		4.2		6.3	ns	
t_{COL}		2.5		3.8	ns	
t_{DIN_C}		5.5		8.0	ns	
t_{DIN_D}		7.2		10.8	ns	
t_{DIN_IO}		5.5		9.0	ns	

Table 28. EPF8282AV Logic Element Timing Parameters

Symbol	Speed Grade				Unit	
	A-3		A-4			
	Min	Max	Min	Max		
t_{LUT}		3.2		7.3	ns	
t_{CLUT}		0.0		1.4	ns	
t_{RLUT}		1.5		5.1	ns	
t_{GATE}		0.0		0.0	ns	
t_{CASC}		0.9		2.8	ns	
t_{CICO}		0.6		1.5	ns	
t_{CGEN}		0.7		2.2	ns	
t_{CGENR}		1.5		3.7	ns	
t_C		2.5		4.7	ns	
t_{CH}	4.0		6.0		ns	
t_{CL}	4.0		6.0		ns	
t_{CO}		0.6		0.9	ns	
t_{COMB}		0.6		0.9	ns	
t_{SU}	1.2		2.4		ns	
t_H	1.5		4.6		ns	
t_{PRE}		0.8		1.3	ns	
t_{CLR}		0.8		1.3	ns	

Table 29. EPF8282AV External Timing Parameters

Symbol	Speed Grade				Unit	
	A-3		A-4			
	Min	Max	Min	Max		
t_{DRR}		24.8		50.1	ns	
t_{ODH}	1.0		1.0		ns	

Table 30. EPF8452A I/O Element Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t_{IOD}		0.7		0.8		0.9	ns	
t_{IOC}		1.7		1.8		1.9	ns	
t_{IOE}		1.7		1.8		1.9	ns	
t_{IOCO}		1.0		1.0		1.0	ns	
t_{IOCOMB}		0.3		0.2		0.1	ns	
t_{IOSU}	1.4		1.6		1.8		ns	
t_{IOH}	0.0		0.0		0.0		ns	
t_{IOCLR}		1.2		1.2		1.2	ns	
t_{IN}		1.5		1.6		1.7	ns	
t_{OD1}		1.1		1.4		1.7	ns	
t_{OD2}		—		—		—	ns	
t_{OD3}		4.6		4.9		5.2	ns	
t_{XZ}		1.4		1.6		1.8	ns	
t_{ZX1}		1.4		1.6		1.8	ns	
t_{ZX2}		—		—		—	ns	
t_{ZX3}		4.9		5.1		5.3	ns	

Table 31. EPF8452A Interconnect Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{LABCASC}$		0.3		0.4		0.4	ns	
$t_{LABCARRY}$		0.3		0.4		0.4	ns	
t_{LOCAL}		0.5		0.5		0.7	ns	
t_{ROW}		5.0		5.0		5.0	ns	
t_{COL}		3.0		3.0		3.0	ns	
t_{DIN_C}		5.0		5.0		5.5	ns	
t_{DIN_D}		7.0		7.0		7.5	ns	
t_{DIN_IO}		5.0		5.0		5.5	ns	

Table 32. EPF8452A LE Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t_{LUT}		2.0		2.3		3.0	ns	
t_{CLUT}		0.0		0.2		0.1	ns	
t_{RLUT}		0.9		1.6		1.6	ns	
t_{GATE}		0.0		0.0		0.0	ns	
t_{CASC}		0.6		0.7		0.9	ns	
t_{CICO}		0.4		0.5		0.6	ns	
t_{CGEN}		0.4		0.9		0.8	ns	
t_{CGENR}		0.9		1.4		1.5	ns	
t_c		1.6		1.8		2.4	ns	
t_{CH}	4.0		4.0		4.0		ns	
t_{CL}	4.0		4.0		4.0		ns	
t_{CO}		0.4		0.5		0.6	ns	
t_{COMB}		0.4		0.5		0.6	ns	
t_{SU}	0.8		1.0		1.1		ns	
t_H	0.9		1.1		1.4		ns	
t_{PRE}		0.6		0.7		0.8	ns	
t_{CLR}		0.6		0.7		0.8	ns	

Table 33. EPF8452A External Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t_{DRR}		16.0		20.0		25.0	ns	
t_{ODH}	1.0		1.0		1.0		ns	

Table 34. EPF8636A I/O Element Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t_{IOD}		0.7		0.8		0.9	ns	
t_{IOC}		1.7		1.8		1.9	ns	
t_{IOE}		1.7		1.8		1.9	ns	
t_{IOCO}		1.0		1.0		1.0	ns	
$t_{IOWCOMB}$		0.3		0.2		0.1	ns	
t_{IOSU}	1.4		1.6		1.8		ns	
t_{IOH}	0.0		0.0		0.0		ns	
t_{IOCLR}		1.2		1.2		1.2	ns	
t_{IN}		1.5		1.6		1.7	ns	
t_{OD1}		1.1		1.4		1.7	ns	
t_{OD2}		1.6		1.9		2.2	ns	
t_{OD3}		4.6		4.9		5.2	ns	
t_{XZ}		1.4		1.6		1.8	ns	
t_{ZX1}		1.4		1.6		1.8	ns	
t_{ZX2}		1.9		2.1		2.3	ns	
t_{ZX3}		4.9		5.1		5.3	ns	

Table 35. EPF8636A Interconnect Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{LABCASC}$		0.3		0.4		0.4	ns	
$t_{LABCCARRY}$		0.3		0.4		0.4	ns	
t_{LOCAL}		0.5		0.5		0.7	ns	
t_{ROW}		5.0		5.0		5.0	ns	
t_{COL}		3.0		3.0		3.0	ns	
t_{DIN_C}		5.0		5.0		5.5	ns	
t_{DIN_D}		7.0		7.0		7.5	ns	
t_{DIN_IO}		5.0		5.0		5.5	ns	

Table 38. EPF8820A I/O Element Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t_{IOD}		0.7		0.8		0.9	ns	
t_{IOC}		1.7		1.8		1.9	ns	
t_{IOE}		1.7		1.8		1.9	ns	
t_{IOCO}		1.0		1.0		1.0	ns	
$t_{IOPCOMB}$		0.3		0.2		0.1	ns	
t_{IOSU}	1.4		1.6		1.8		ns	
t_{IOH}	0.0		0.0		0.0		ns	
t_{IOCLR}		1.2		1.2		1.2	ns	
t_{IN}		1.5		1.6		1.7	ns	
t_{OD1}		1.1		1.4		1.7	ns	
t_{OD2}		1.6		1.9		2.2	ns	
t_{OD3}		4.6		4.9		5.2	ns	
t_{XZ}		1.4		1.6		1.8	ns	
t_{ZX1}		1.4		1.6		1.8	ns	
t_{ZX2}		1.9		2.1		2.3	ns	
t_{ZX3}		4.9		5.1		5.3	ns	

Table 39. EPF8820A Interconnect Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{LABCASC}$		0.3		0.3		0.4	ns	
$t_{LABCARRY}$		0.3		0.3		0.4	ns	
t_{LOCAL}		0.5		0.6		0.8	ns	
t_{ROW}		5.0		5.0		5.0	ns	
t_{COL}		3.0		3.0		3.0	ns	
t_{DIN_C}		5.0		5.0		5.5	ns	
t_{DIN_D}		7.0		7.0		7.5	ns	
t_{DIN_IO}		5.0		5.0		5.5	ns	

Table 40. EPF8820A LE Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t_{LUT}		2.0		2.5		3.2	ns	
t_{CLUT}		0.0		0.0		0.0	ns	
t_{RLUT}		0.9		1.1		1.5	ns	
t_{GATE}		0.0		0.0		0.0	ns	
t_{CASC}		0.6		0.7		0.9	ns	
t_{CICO}		0.4		0.5		0.6	ns	
t_{CGEN}		0.4		0.5		0.7	ns	
t_{CGENR}		0.9		1.1		1.5	ns	
t_C		1.6		2.0		2.5	ns	
t_{CH}	4.0		4.0		4.0		ns	
t_{CL}	4.0		4.0		4.0		ns	
t_{CO}		0.4		0.5		0.6	ns	
t_{COMB}		0.4		0.5		0.6	ns	
t_{SU}	0.8		1.1		1.2		ns	
t_H	0.9		1.1		1.5		ns	
t_{PRE}		0.6		0.7		0.8	ns	
t_{CLR}		0.6		0.7		0.8	ns	

Table 41. EPF8820A External Timing Parameters



Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t_{DRR}		16.0		20.0		25.0	ns	
t_{ODH}	1.0		1.0		1.0		ns	

Table 44. EPF81188A LE Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t_{LUT}		2.0		2.5		3.2	ns	
t_{CLUT}		0.0		0.0		0.0	ns	
t_{RLUT}		0.9		1.1		1.5	ns	
t_{GATE}		0.0		0.0		0.0	ns	
t_{CASC}		0.6		0.7		0.9	ns	
t_{CICO}		0.4		0.5		0.6	ns	
t_{CGEN}		0.4		0.5		0.7	ns	
t_{CGENR}		0.9		1.1		1.5	ns	
t_C		1.6		2.0		2.5	ns	
t_{CH}	4.0		4.0		4.0		ns	
t_{CL}	4.0		4.0		4.0		ns	
t_{CO}		0.4		0.5		0.6	ns	
t_{COMB}		0.4		0.5		0.6	ns	
t_{SU}	0.8		1.1		1.2		ns	
t_H	0.9		1.1		1.5		ns	
t_{PRE}		0.6		0.7		0.8	ns	
t_{CLR}		0.6		0.7		0.8	ns	

Table 45. EPF81188A External Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t_{DRR}		16.0		20.0		25.0	ns	
t_{ODH}	1.0		1.0		1.0		ns	

Figure 20. FLEX 8000 $I_{CCACTIVE}$ vs. Operating Frequency**5.0-V FLEX 8000 Devices****3.3-V FLEX 8000 Devices**

Configuration & Operation



The FLEX 8000 architecture supports several configuration schemes to load a design into the device(s) on the circuit board. This section summarizes the device operating modes and available device configuration schemes.

For more information, go to [Application Note 33 \(Configuring FLEX 8000 Devices\)](#) and [Application Note 38 \(Configuring Multiple FLEX 8000 Devices\)](#).

Table 54. FLEX 8000 225-, 232-, 240-, 280- & 304-Pin Package Pin-Outs (Part 1 of 3)

Pin Name	225-Pin BGA EPF8820A	232-Pin PGA EPF81188A	240-Pin PQFP EPF81188A	240-Pin PQFP EPF81500A	280-Pin PGA EPF81500A	304-Pin RQFP EPF81500A
nSP (2)	A15	C14	237	237	W1	304
MSEL0 (2)	B14	G15	21	19	N1	26
MSEL1 (2)	R15	L15	40	38	H3	51
nSTATUS (2)	P2	L3	141	142	G19	178
nCONFIG (2)	R1	R4	117	120	B18	152
DCLK (2)	B2	C4	184	183	U18	230
CONF_DONE (2)	A1	G3	160	161	M16	204
nWS	L4	P1	133	134	F18	167
nRS	K5	N1	137	138	G18	171
RDCLK	F1	G2	158	159	M17	202
nCS	D1	E2	166	167	N16	212
CS	C1	E3	169	170	N18	215
RDYnBUSY	J3	K2	146	147	J17	183
CLKUSR	G2	H2	155	156	K19	199
ADD17	M14	R15	58	56	E3	73
ADD16	L12	T17	56	54	E2	71
ADD15	M15	P15	54	52	F4	69
ADD14	L13	M14	47	45	G1	60
ADD13	L14	M15	45	43	H2	58
ADD12	K13	M16	43	41	H1	56
ADD11	K15	K15	36	34	J3	47
ADD10	J13	K17	34	32	K3	45
ADD9	J15	J14	32	30	K4	43
ADD8	G14	J15	29	27	L1	34
ADD7	G13	H17	27	25	L2	32
ADD6	G11	H15	25	23	M1	30
ADD5	F14	F16	18	16	N2	20
ADD4	E13	F15	16	14	N3	18
ADD3	D15	F14	14	12	N4	16
ADD2	D14	D15	7	5	U1	8
ADD1	E12	B17	5	3	U2	6
ADD0	C15	C15	3	1	V1	4
DATA7	A7	A7	205	199	W13	254
DATA6	D7	D8	203	197	W14	252
DATA5	A6	B7	200	196	W15	250

Table 54. FLEX 8000 225-, 232-, 240-, 280- & 304-Pin Package Pin-Outs (Part 2 of 3)

Pin Name	225-Pin BGA EPF8820A	232-Pin PGA EPF81188A	240-Pin PQFP EPF81188A	240-Pin PQFP EPF81500A	280-Pin PGA EPF81500A	304-Pin RQFP EPF81500A
DATA4	A5	C7	198	194	W16	248
DATA3	B5	D7	196	193	W17	246
DATA2	E6	B5	194	190	V16	243
DATA1	D5	A3	191	189	U16	241
DATA0	C4	A2	189	187	V17	239
SDOUT (3)	K1	N2	135	136	F19	169
TDI	F15 (4)	—	—	63 (14)	B1 (14)	80 (14)
TDO	J2 (4)	—	—	117	C17	149
TCK (6)	J14 (4)	—	—	116 (14)	A19 (14)	148 (14)
TMS	J12 (4)	—	—	64 (14)	C2 (14)	81 (14)
TRST (7)	P14	—	—	115 (14)	A18 (14)	145 (14)
Dedicated Inputs (10)	F4, L1, K12, E15	C1, C17, R1, R17	10, 51, 130, 171	8, 49, 131, 172	F1, F16, P3, P19	12, 64, 164, 217
VCCINT (5.0 V)	F5, F10, E1, L2, K4, M12, P15, H13, H14, B15, C13	E4, H4, L4, P12, L14, H14, E14, R14, U1	20, 42, 64, 66, 114, 128, 150, 172, 236	18, 40, 60, 62, 91, 114, 129, 151, 173, 209, 236	B17, D3, D15, E8, E10, E12, E14, R7, R9, R11, R13, R14, T14	24, 54, 77, 144, 79, 115, 162, 191, 218, 266, 301
VCCIO (5.0 V or 3.3 V)	H3, H2, P6, R6, P10, N10, R14, N13, H15, H12, D12, A14, B10, A10, B6, C6, A2, C3, M4, R2	N10, M13, M5, K13, K5, H13, H5, F5, E10, E8, N8, F13	19, 41, 65, 81, 99, 116, 140, 162, 186, 202, 220, 235	17, 39, 61, 78, 94, 108, 130, 152, 174, 191, 205, 221, 235	D14, E7, E9, E11, E13, R6, R8, R10, R12, T13, T15	22, 53, 78, 99, 119, 137, 163, 193, 220, 244, 262, 282, 300

Table 54. FLEX 8000 225-, 232-, 240-, 280- & 304-Pin Package Pin-Outs (Part 3 of 3)

Pin Name	225-Pin BGA EPF8820A	232-Pin PGA EPF81188A	240-Pin PQFP EPF81188A	240-Pin PQFP EPF81500A	280-Pin PGA EPF81500A	304-Pin RQFP EPF81500A
GND	B1, D4, E14, F7, F8, F9, F12, G6, G7, G8, G9, G10, H1, H4, H5, H6, H7, H8, H9, H10, H11, J6, J7, J8, J9, J10, K6, K7, K8, K9, K11, L15, N3, P1	A1, D6, E11, E7, E9, G4, G5, G13, G14, J5, J13, K4, K14, L5, L13, N4, N7, N9, N11, N14	8, 9, 30, 31, 52, 53, 72, 90, 108, 115, 129, 139, 151, 161, 173, 185, 187, 193, 211, 229	6, 7, 28, 29, 50, 51, 71, 85, 92, 101, 118, 119, 140, 141, 162, 163, 184, 185, 186, 198, 208, 214, 228	D4, D5, D16, E4, E5, E6, E15, E16, F5, F15, G5, G15, H5, H15, J5, J15, K5, K15, L5, L15, M5, M15, N5, N15, P4, P5, P15, P16, R4, R5, R15, R16, T4, T5, T16, U17	9, 11, 36, 38, 65, 67, 90, 108, 116, 128, 150, 151, 175, 177, 206, 208, 231, 232, 237, 253, 265, 273, 291
No Connect (N.C.)	—	—	61, 62, 119, 120, 181, 182, 239, 240	—	—	10, 21, 23, 25, 35, 37, 39, 40, 41, 42, 52, 55, 66, 68, 146, 147, 161, 173, 174, 176, 187, 188, 189, 190, 192, 194, 195, 205, 207, 219, 221, 233, 234, 235, 236, 302, 303
Total User I/O Pins (9)	148	180	180	177	204	204

Notes to tables:

- (1) Perform a complete thermal analysis before committing a design to this device package. See [Application Note 74 \(Evaluating Power for Altera Devices\)](#) for more information.
- (2) This pin is a dedicated pin and is not available as a user I/O pin.
- (3) SDOUT will drive out during configuration. After configuration, it may be used as a user I/O pin. By default, the MAX+PLUS II software will not use SDOUT as a user I/O pin; the user can override the MAX+PLUS II software and use SDOUT as a user I/O pin.
- (4) If the device is not configured to use the JTAG BST circuitry, this pin is available as a user I/O pin.
- (5) JTAG pins are available for EPF8636A devices only. These pins are dedicated user I/O pins.
- (6) If this pin is used as an input in user mode, ensure that it does not toggle before or during configuration.
- (7) TRST is a dedicated input pin for JTAG use. This pin must be grounded if JTAG BST is not used.
- (8) Pin 52 is a V_{CC} pin on EPF8452A devices only.
- (9) The user I/O pin count includes dedicated input pins and all I/O pins.
- (10) Unused dedicated inputs should be tied to ground on the board.
- (11) SDOUT does not exist in the EPF8636GC192 device.
- (12) These pins are no connect (N.C.) pins for EPF8636A devices only. They are user I/O pins in EPF8820A devices.
- (13) EPF8636A devices have 132 user I/O pins; EPF8820A devices have 148 user I/O pins.
- (14) For EPF81500A devices, these pins are dedicated JTAG pins and are not available as user I/O pins. If JTAG BST is not used, TDI, TCK, TMS, and TRST should be tied to GND.

Revision History

The information contained in the *FLEX 8000 Programmable Logic Device Family Data Sheet* version 11.1 supersedes information published in previous versions. The *FLEX 8000 Programmable Logic Device Family Data Sheet* version 11.1 contains the following change: minor textual updates.