



Welcome to [E-XFL.COM](#)

#### [Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

##### **Details**

Product Status	Obsolete
Number of LABs/CLBs	126
Number of Logic Elements/Cells	1008
Total RAM Bits	-
Number of I/O	148
Number of Gates	12000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/epf81188aqi208-4">https://www.e-xfl.com/product-detail/intel/epf81188aqi208-4</a>

JTAG BST circuitry	Yes	No	Yes	Yes	No	Yes
--------------------	-----	----	-----	-----	----	-----

## ...and More Features

- Peripheral register for fast setup and clock-to-output delay
- Fabricated on an advanced SRAM process
- Available in a variety of packages with 84 to 304 pins (see [Table 2](#))
- Software design support and automatic place-and-route provided by the Altera® MAX+PLUS® II development system for Windows-based PCs, as well as Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and Veribest

**Table 2. FLEX 8000 Package Options & I/O Pin Count Note (1)**

Device	84-Pin PLCC	100-Pin TQFP	144-Pin TQFP	160-Pin PQFP	160-Pin PGA	192-Pin PGA	208-Pin PQFP	225-Pin BGA	232-Pin PGA	240-Pin PQFP	280-Pin PGA	304-Pin RQFP
EPF8282A	68	78										
EPF8282AV		78										
EPF8452A	68	68		120	120							
EPF8636A	68			118		136	136					
EPF8820A			112	120		152	152	152				
EPF81188A							148		184	184		
EPF81500A										181	208	208

**Note:**

(1) FLEX 8000 device package types include plastic J-lead chip carrier (PLCC), thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), ball-grid array (BGA), and pin-grid array (PGA) packages.

## General Description

Altera's Flexible Logic Element Matrix (FLEX®) family combines the benefits of both erasable programmable logic devices (EPLDs) and field-programmable gate arrays (FPGAs). The FLEX 8000 device family is ideal for a variety of applications because it combines the fine-grained architecture and high register count characteristics of FPGAs with the high speed and predictable interconnect delays of EPLDs. Logic is implemented in LEs that include compact 4-input look-up tables (LUTs) and programmable registers. High performance is provided by a fast, continuous network of routing resources.

FLEX 8000 devices provide a large number of storage elements for applications such as digital signal processing (DSP), wide-data-path manipulation, and data transformation. These devices are an excellent choice for bus interfaces, TTL integration, coprocessor functions, and high-speed controllers. The high-pin-count packages can integrate multiple 32-bit buses into a single device. [Table 3](#) shows FLEX 8000 performance and LE requirements for typical applications.

**Table 3. FLEX 8000 Performance**

Application	LEs Used	Speed Grade			Units
		A-2	A-3	A-4	
16-bit loadable counter	16	125	95	83	MHz
16-bit up/down counter	16	125	95	83	MHz
24-bit accumulator	24	87	67	58	MHz
16-bit address decode	4	4.2	4.9	6.3	ns
16-to-1 multiplexer	10	6.6	7.9	9.5	ns

All FLEX 8000 device packages provide four dedicated inputs for synchronous control signals with large fan-outs. Each I/O pin has an associated register on the periphery of the device. As outputs, these registers provide fast clock-to-output times; as inputs, they offer quick setup times.

The logic and interconnections in the FLEX 8000 architecture are configured with CMOS SRAM elements. FLEX 8000 devices are configured at system power-up with data stored in an industry-standard parallel EPROM or an Altera serial configuration devices, or with data provided by a system controller. Altera offers the EPC1, EPC1213, EPC1064, and EPC1441 configuration devices, which configure FLEX 8000 devices via a serial data stream. Configuration data can also be stored in an industry-standard 32 K × 8 bit or larger configuration device, or downloaded from system RAM. After a FLEX 8000 device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 100 ms, real-time changes can be made during system operation. For information on how to configure FLEX 8000 devices, go to the following documents:

- [Configuration Devices for APEX & FLEX Devices Data Sheet](#)
- [BitBlaster Serial Download Cable Data Sheet](#)
- [ByteBlasterMV Parallel Port Download Cable Data Sheet](#)
- [Application Note 33 \(Configuring FLEX 8000 Devices\)](#)
- [Application Note 38 \(Configuring Multiple FLEX 8000 Devices\)](#)

### Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in signal are the inputs to a 4-input LUT. Using a configurable SRAM bit, the MAX+PLUS II Compiler automatically selects the carry-in or the DATA3 signal as an input. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. The LE-Out signal—the data output of the LE—is either the combinatorial output of the LUT and cascade chain, or the data output (Q) of the programmable register.

### Arithmetic Mode

The arithmetic mode offers two 3-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT provides a 3-bit function; the other generates a carry bit. As shown in Figure 6, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three bits:  $a$ ,  $b$ , and the carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports a cascade chain.

### Up/Down Counter Mode

The up/down counter mode offers counter enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Two 3-input LUTs are used: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals, without using the LUT resources.

### Clearable Counter Mode

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control; the clear function is substituted for the cascade-in signal in the up/down counter mode. Two 3-input LUTs are used: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer, and the output of this multiplexer is ANDed with a synchronous clear.

### Asynchronous Clear

A register is cleared by one of the two LABCTRL signals. When the CLR<sub>n</sub> port receives a low signal, the register is set to zero.

### Asynchronous Preset

An asynchronous preset is implemented as either an asynchronous load or an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a 1 into the register. Alternatively, the MAX+PLUS II software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

### Asynchronous Clear & Preset

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. The DATA3 input is tied to VCC; therefore, asserting LABCTRL1 asynchronously loads a 1 into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

### Asynchronous Load with Clear

When implementing an asynchronous load with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear.

### Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with a preset, the MAX+PLUS II software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 clears the register, while asserting LABCTRL1 loads the register. The MAX+PLUS II software inverts the signal that drives the DATA3 signal to account for the inversion of the register's output.

### Asynchronous Load without Clear or Preset

When implementing an asynchronous load without the clear or preset, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

Each LE in an LAB can drive up to two separate column interconnect channels. Therefore, all 16 available column channels can be driven by the LAB. The column channels run vertically across the entire device, and share access to LABs in the same column but in different rows. The MAX+PLUS II Compiler chooses which LEs must be connected to a column channel. A row interconnect channel can be fed by the output of the LE or by two column channels. These three signals feed a multiplexer that connects to a specific row channel. Each LE is connected to one 3-to-1 multiplexer. In an LAB, the multiplexers provide all 16 column channels with access to 8 row channels.

Each column of LABs has a dedicated column interconnect that routes signals out of the LABs into the column. The column interconnect can then drive I/O pins or feed into the row interconnect to route the signals to other LABs in the device. A signal from the column interconnect, which can be either the output of an LE or an input from an I/O pin, must transfer to the row interconnect before it can enter an LAB. [Table 4](#) summarizes the FastTrack Interconnect resources available in each FLEX 8000 device.

**Table 4. FLEX 8000 FastTrack Interconnect Resources**

Device	Rows	Channels per Row	Columns	Channels per Column
EPF8282A EPF8282AV	2	168	13	16
EPF8452A	2	168	21	16
EPF8636A	3	168	21	16
EPF8820A	4	168	21	16
EPF81188A	6	168	21	16
EPF81500A	6	216	27	16

[Figure 9](#) shows the interconnection of four adjacent LABs, with row, column, and local interconnects, as well as the associated cascade and carry chains.

**Table 5** lists the source of the peripheral control signal for each FLEX 8000 device by row.

<b>Peripheral Control Signal</b>	<b>EPF8282A EPF8282AV</b>	<b>EPF8452A</b>	<b>EPF8636A</b>	<b>EPF8820A</b>	<b>EPF81188A</b>	<b>EPF81500A</b>
CLK0	Row A	Row A	Row A	Row A	Row E	Row E
CLK1/OE1	Row B	Row B	Row C	Row C	Row B	Row B
CLR0	Row A	Row A	Row B	Row B	Row F	Row F
CLR1/OE0	Row B	Row B	Row C	Row D	Row C	Row C
OE2	Row A	Row A	Row A	Row A	Row D	Row A
OE3	Row B	Row B	Row B	Row B	Row A	Row A
OE4	—	—	—	—	—	Row B
OE5	—	—	—	—	—	Row C
OE6	—	—	—	—	—	Row D
OE7	—	—	—	—	—	Row D
OE8	—	—	—	—	—	Row E
OE9	—	—	—	—	—	Row F

## Output Configuration

This section discusses slew-rate control and MultiVolt I/O interface operation for FLEX 8000 devices.

### Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slow slew rate reduces system noise by slowing signal transitions, adding a maximum delay of 3.5 ns. The slow slew-rate setting affects only the falling edge of a signal. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate on a pin-by-pin basis during design entry or assign a default slew rate to all pins on a global basis.



For more information on high-speed system design, go to *Application Note 75 (High-Speed Board Designs)*.

**Table 23. EPF8282A Interconnect Timing Parameters**

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{LABCASC}$		0.3		0.3		0.4	ns	
$t_{LABCARRY}$		0.3		0.3		0.4	ns	
$t_{LOCAL}$		0.5		0.6		0.8	ns	
$t_{ROW}$		4.2		4.2		4.2	ns	
$t_{COL}$		2.5		2.5		2.5	ns	
$t_{DIN\_C}$		5.0		5.0		5.5	ns	
$t_{DIN\_D}$		7.2		7.2		7.2	ns	
$t_{DIN\_IO}$		5.0		5.0		5.5	ns	

**Table 24. EPF8282A LE Timing Parameters**

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{LUT}$		2.0		2.5		3.2	ns	
$t_{CLUT}$		0.0		0.0		0.0	ns	
$t_{RLUT}$		0.9		1.1		1.5	ns	
$t_{GATE}$		0.0		0.0		0.0	ns	
$t_{CASC}$		0.6		0.7		0.9	ns	
$t_{CICO}$		0.4		0.5		0.6	ns	
$t_{CGEN}$		0.4		0.5		0.7	ns	
$t_{CGENR}$		0.9		1.1		1.5	ns	
$t_C$		1.6		2.0		2.5	ns	
$t_{CH}$	4.0		4.0		4.0		ns	
$t_{CL}$	4.0		4.0		4.0		ns	
$t_{CO}$		0.4		0.5		0.6	ns	
$t_{COMB}$		0.4		0.5		0.6	ns	
$t_{SU}$	0.8		1.1		1.2		ns	
$t_H$	0.9		1.1		1.5		ns	
$t_{PRE}$		0.6		0.7		0.8	ns	
$t_{CLR}$		0.6		0.7		0.8	ns	

**Table 25. EPF8282A External Timing Parameters**

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{DRR}$		15.8		19.8		24.8	ns	
$t_{ODH}$	1.0		1.0		1.0		ns	

**Table 26. EPF8282AV I/O Element Timing Parameters**

Symbol	Speed Grade				Unit	
	A-3		A-4			
	Min	Max	Min	Max		
$t_{IOD}$		0.9		2.2	ns	
$t_{IOC}$		1.9		2.0	ns	
$t_{IOE}$		1.9		2.0	ns	
$t_{OCO}$		1.0		2.0	ns	
$t_{IOWCOMB}$		0.1		0.0	ns	
$t_{IOSU}$	1.8		2.8		ns	
$t_{IOH}$	0.0		0.2		ns	
$t_{IOCLR}$		1.2		2.3	ns	
$t_{IN}$		1.7		3.4	ns	
$t_{OD1}$		1.7		4.1	ns	
$t_{OD2}$		—		—	ns	
$t_{OD3}$		5.2		7.1	ns	
$t_{XZ}$		1.8		4.3	ns	
$t_{ZX1}$		1.8		4.3	ns	
$t_{ZX2}$		—		—	ns	
$t_{ZX3}$		5.3		8.3	ns	

**Table 27. EPF8282AV Interconnect Timing Parameters**

Symbol	Speed Grade				Unit	
	A-3		A-4			
	Min	Max	Min	Max		
$t_{LABCASC}$		0.4		1.3	ns	
$t_{LABCARRY}$		0.4		0.8	ns	
$t_{LOCAL}$		0.8		1.5	ns	
$t_{ROW}$		4.2		6.3	ns	
$t_{COL}$		2.5		3.8	ns	
$t_{DIN\_C}$		5.5		8.0	ns	
$t_{DIN\_D}$		7.2		10.8	ns	
$t_{DIN\_IO}$		5.5		9.0	ns	

**Table 32. EPF8452A LE Timing Parameters**

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{LUT}$		2.0		2.3		3.0	ns	
$t_{CLUT}$		0.0		0.2		0.1	ns	
$t_{RLUT}$		0.9		1.6		1.6	ns	
$t_{GATE}$		0.0		0.0		0.0	ns	
$t_{CASC}$		0.6		0.7		0.9	ns	
$t_{CICO}$		0.4		0.5		0.6	ns	
$t_{CGEN}$		0.4		0.9		0.8	ns	
$t_{CGENR}$		0.9		1.4		1.5	ns	
$t_c$		1.6		1.8		2.4	ns	
$t_{CH}$	4.0		4.0		4.0		ns	
$t_{CL}$	4.0		4.0		4.0		ns	
$t_{CO}$		0.4		0.5		0.6	ns	
$t_{COMB}$		0.4		0.5		0.6	ns	
$t_{SU}$	0.8		1.0		1.1		ns	
$t_H$	0.9		1.1		1.4		ns	
$t_{PRE}$		0.6		0.7		0.8	ns	
$t_{CLR}$		0.6		0.7		0.8	ns	

**Table 33. EPF8452A External Timing Parameters**

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{DRR}$		16.0		20.0		25.0	ns	
$t_{ODH}$	1.0		1.0		1.0		ns	

**Table 36. EPF8636A LE Timing Parameters**

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{LUT}$		2.0		2.3		3.0	ns	
$t_{CLUT}$		0.0		0.2		0.1	ns	
$t_{RLUT}$		0.9		1.6		1.6	ns	
$t_{GATE}$		0.0		0.0		0.0	ns	
$t_{CASC}$		0.6		0.7		0.9	ns	
$t_{CICO}$		0.4		0.5		0.6	ns	
$t_{CGEN}$		0.4		0.9		0.8	ns	
$t_{CGENR}$		0.9		1.4		1.5	ns	
$t_C$		1.6		1.8		2.4	ns	
$t_{CH}$	4.0		4.0		4.0		ns	
$t_{CL}$	4.0		4.0		4.0		ns	
$t_{CO}$		0.4		0.5		0.6	ns	
$t_{COMB}$		0.4		0.5		0.6	ns	
$t_{SU}$	0.8		1.0		1.1		ns	
$t_H$	0.9		1.1		1.4		ns	
$t_{PRE}$		0.6		0.7		0.8	ns	
$t_{CLR}$		0.6		0.7		0.8	ns	

**Table 37. EPF8636A External Timing Parameters**

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{DRR}$		16.0		20.0		25.0	ns	
$t_{ODH}$	1.0		1.0		1.0		ns	

**Table 38. EPF8820A I/O Element Timing Parameters**

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{IOD}$		0.7		0.8		0.9	ns	
$t_{IOC}$		1.7		1.8		1.9	ns	
$t_{IOE}$		1.7		1.8		1.9	ns	
$t_{IOCO}$		1.0		1.0		1.0	ns	
$t_{IOPCOMB}$		0.3		0.2		0.1	ns	
$t_{IOSU}$	1.4		1.6		1.8		ns	
$t_{IOH}$	0.0		0.0		0.0		ns	
$t_{IOCLR}$		1.2		1.2		1.2	ns	
$t_{IN}$		1.5		1.6		1.7	ns	
$t_{OD1}$		1.1		1.4		1.7	ns	
$t_{OD2}$		1.6		1.9		2.2	ns	
$t_{OD3}$		4.6		4.9		5.2	ns	
$t_{XZ}$		1.4		1.6		1.8	ns	
$t_{ZX1}$		1.4		1.6		1.8	ns	
$t_{ZX2}$		1.9		2.1		2.3	ns	
$t_{ZX3}$		4.9		5.1		5.3	ns	

**Table 39. EPF8820A Interconnect Timing Parameters**

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{LABCASC}$		0.3		0.3		0.4	ns	
$t_{LABCARRY}$		0.3		0.3		0.4	ns	
$t_{LOCAL}$		0.5		0.6		0.8	ns	
$t_{ROW}$		5.0		5.0		5.0	ns	
$t_{COL}$		3.0		3.0		3.0	ns	
$t_{DIN\_C}$		5.0		5.0		5.5	ns	
$t_{DIN\_D}$		7.0		7.0		7.5	ns	
$t_{DIN\_IO}$		5.0		5.0		5.5	ns	

**Table 40. EPF8820A LE Timing Parameters**

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{LUT}$		2.0		2.5		3.2	ns	
$t_{CLUT}$		0.0		0.0		0.0	ns	
$t_{RLUT}$		0.9		1.1		1.5	ns	
$t_{GATE}$		0.0		0.0		0.0	ns	
$t_{CASC}$		0.6		0.7		0.9	ns	
$t_{CICO}$		0.4		0.5		0.6	ns	
$t_{CGEN}$		0.4		0.5		0.7	ns	
$t_{CGENR}$		0.9		1.1		1.5	ns	
$t_C$		1.6		2.0		2.5	ns	
$t_{CH}$	4.0		4.0		4.0		ns	
$t_{CL}$	4.0		4.0		4.0		ns	
$t_{CO}$		0.4		0.5		0.6	ns	
$t_{COMB}$		0.4		0.5		0.6	ns	
$t_{SU}$	0.8		1.1		1.2		ns	
$t_H$	0.9		1.1		1.5		ns	
$t_{PRE}$		0.6		0.7		0.8	ns	
$t_{CLR}$		0.6		0.7		0.8	ns	

**Table 41. EPF8820A External Timing Parameters**

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{DRR}$		16.0		20.0		25.0	ns	
$t_{ODH}$	1.0		1.0		1.0		ns	

**Table 48. EPF81500A LE Timing Parameters**

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{LUT}$		2.0		2.5		3.2	ns	
$t_{CLUT}$		0.0		0.0		0.0	ns	
$t_{RLUT}$		0.9		1.1		1.5	ns	
$t_{GATE}$		0.0		0.0		0.0	ns	
$t_{CASC}$		0.6		0.7		0.9	ns	
$t_{CICO}$		0.4		0.5		0.6	ns	
$t_{CGEN}$		0.4		0.5		0.7	ns	
$t_{CGENR}$		0.9		1.1		1.5	ns	
$t_C$		1.6		2.0		2.5	ns	
$t_{CH}$	4.0		4.0		4.0		ns	
$t_{CL}$	4.0		4.0		4.0		ns	
$t_{CO}$		0.4		0.5		0.6	ns	
$t_{COMB}$		0.4		0.5		0.6	ns	
$t_{SU}$	0.8		1.1		1.2		ns	
$t_H$	0.9		1.1		1.5		ns	
$t_{PRE}$		0.6		0.7		0.8	ns	
$t_{CLR}$		0.6		0.7		0.8	ns	

**Table 49. EPF81500A External Timing Parameters**

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{DRR}$		16.1		20.1		25.1	ns	
$t_{ODH}$	1.0		1.0		1.0		ns	

## Device Pin-Outs

Tables 52 through 54 show the pin names and numbers for the dedicated pins in each FLEX 8000 device package.

**Table 52. FLEX 8000 84-, 100-, 144- & 160-Pin Package Pin-Outs (Part 1 of 3)**

Pin Name	84-Pin PLCC EPF8282A	84-Pin PLCC EPF8452A EPF8636A	100-Pin TQFP EPF8282A EPF8282AV	100-Pin TQFP EPF8452A	144-Pin TQFP EPF8820A	160-Pin PGA EPF8452A	160-Pin PQFP EPF8820A (1)
nSP (2)	75	75	75	76	110	R1	1
MSEL0 (2)	74	74	74	75	109	P2	2
MSEL1 (2)	53	53	51	51	72	A1	44
nSTATUS (2)	32	32	24	25	37	C13	82
nCONFIG (2)	33	33	25	26	38	A15	81
DCLK (2)	10	10	100	100	143	P14	125
CONF_DONE (2)	11	11	1	1	144	N13	124
nWS	30	30	22	23	33	F13	87
nRS	48	48	42	45	31	C6	89
RDCLK	49	49	45	46	12	B5	110
nCS	29	29	21	22	4	D15	118
CS	28	28	19	21	3	E15	121
RDYnBUSY	77	77	77	78	20	P3	100
CLKUSR	50	50	47	47	13	C5	107
ADD17	51	51	49	48	75	B4	40
ADD16	36	55	28	54	76	E2	39
ADD15	56	56	55	55	77	D1	38
ADD14	57	57	57	57	78	E1	37
ADD13	58	58	58	58	79	F3	36
ADD12	60	60	59	60	83	F2	32
ADD11	61	61	60	61	85	F1	30
ADD10	62	62	61	62	87	G2	28
ADD9	63	63	62	64	89	G1	26
ADD8	64	64	64	65	92	H1	22
ADD7	65	65	65	66	94	H2	20
ADD6	66	66	66	67	95	J1	18
ADD5	67	67	67	68	97	J2	16
ADD4	69	69	68	70	102	K2	11
ADD3	70	70	69	71	103	K1	10
ADD2	71	71	71	72	104	K3	8
ADD1	76	72	76	73	105	M1	7

**Table 52. FLEX 8000 84-, 100-, 144- & 160-Pin Package Pin-Outs (Part 2 of 3)**

Pin Name	84-Pin PLCC EPF8282A	84-Pin PLCC EPF8452A EPF8636A	100-Pin TQFP EPF8282A EPF8282AV	100-Pin TQFP EPF8452A	144-Pin TQFP EPF8820A	160-Pin PGA EPF8452A	160-Pin PQFP EPF8820A (1)
ADD0	78	76	78	77	106	N3	6
DATA7	3	2	90	89	131	P8	140
DATA6	4	4	91	91	132	P10	139
DATA5	6	6	92	95	133	R12	138
DATA4	7	7	95	96	134	R13	136
DATA3	8	8	97	97	135	P13	135
DATA2	9	9	99	98	137	R14	133
DATA1	13	13	4	4	138	N15	132
DATA0	14	14	5	5	140	K13	129
SDOUT (3)	79	78	79	79	23	P4	97
TDI (4)	55	45 (5)	54	—	96	—	17
TDO (4)	27	27 (5)	18	—	18	—	102
TCK (4), (6)	72	44 (5)	72	—	88	—	27
TMS (4)	20	43 (5)	11	—	86	—	29
TRST (7)	52	52 (8)	50	—	71	—	45
Dedicated Inputs (10)	12, 31, 54, 73	12, 31, 54, 73	3, 23, 53, 73	3, 24, 53, 74	9, 26, 82, 99	C3, D14, N2, R15	14, 33, 94, 113
VCCINT	17, 38, 59, 80	17, 38, 59, 80	6, 20, 37, 56, 70, 87	9, 32, 49, 59, 82	8, 28, 70, 90, 111	B2, C4, D3, D8, D12, G3, G12, H4, H13, J3, J12, M4, M7, M9, M13, N12	3, 24, 46, 92, 114, 160
VCCIO	—	—	—	—	16, 40, 60, 69, 91, 112, 122, 141	—	23, 47, 57, 69, 79, 104, 127, 137, 149, 159

**Table 52. FLEX 8000 84-, 100-, 144- & 160-Pin Package Pin-Outs (Part 3 of 3)**

Pin Name	84-Pin PLCC EPF8282A	84-Pin PLCC EPF8452A EPF8636A	100-Pin TQFP EPF8282A EPF8282AV	100-Pin TQFP EPF8452A	144-Pin TQFP EPF8820A	160-Pin PGA EPF8452A	160-Pin PQFP EPF8820A (1)
GND	5, 26, 47, 68	5, 26, 47, 68	2, 13, 30, 44, 52, 63, 80, 94	19, 44, 69, 94	7, 17, 27, 39, 54, 80, 81, 100, 101, 128, 142	C12, D4, D7, D9, D13, G4, G13, H3, H12, J4, J13, L1, M3, M8, M12, M15, N4	12, 13, 34, 35, 51, 63, 75, 80, 83, 93, 103, 115, 126, 131, 143, 155
No Connect (N.C.)	–	–	–	2, 6, 13, 30, 37, 42, 43, 50, 52, 56, 63, 80, 87, 92, 93, 99	–	–	–
Total User I/O Pins (9)	64	64	74	64	108	116	116

**Table 53. FLEX 8000 160-, 192- & 208-Pin Package Pin-Outs (Part 1 of 2)**

Pin Name	160-Pin PQFP EPF8452A	160-Pin PQFP EPF8636A	192-Pin PGA EPF8636A EPF8820A	208-Pin PQFP EPF8636A (1)	208-Pin PQFP EPF8820A (1)	208-Pin PQFP EPF81188A (1)
nSP (2)	120	1	R15	207	207	5
MSEL0 (2)	117	3	T15	4	4	21
MSEL1 (2)	84	38	T3	49	49	33
nSTATUS (2)	37	83	B3	108	108	124
nCONFIG (2)	40	81	C3	103	103	107
DCLK (2)	1	120	C15	158	158	154
CONF_DONE (2)	4	118	B15	153	153	138
nWS	30	89	C5	114	114	118
nRS	71	50	B5	66	116	121
RDCLK	73	48	C11	64	137	137
nCS	29	91	B13	116	145	142
CS	27	93	A16	118	148	144
RDYnBUSY	125	155	A8	201	127	128
CLKUSR	76	44	A10	59	134	134
ADD17	78	43	R5	57	43	46
ADD16	91	33	U3	43	42	45
ADD15	92	31	T5	41	41	44
ADD14	94	29	U4	39	40	39
ADD13	95	27	R6	37	39	37
ADD12	96	24	T6	31	35	36
ADD11	97	23	R7	30	33	31
ADD10	98	22	T7	29	31	30
ADD9	99	21	T8	28	29	29
ADD8	101	20	U9	24	25	26
ADD7	102	19	U10	23	23	25
ADD6	103	18	U11	22	21	24
ADD5	104	17	U12	21	19	18
ADD4	105	13	R12	14	14	17
ADD3	106	11	U14	12	13	16
ADD2	109	9	U15	10	11	10
ADD1	110	7	R13	8	10	9
ADD0	123	157	U16	203	9	8
DATA7	144	137	H17	178	178	177
DATA6	150	132	G17	172	176	175
DATA5	152	129	F17	169	174	172

**Table 53. FLEX 8000 160-, 192- & 208-Pin Package Pin-Outs (Part 2 of 2)**

Pin Name	160-Pin PQFP EPF8452A	160-Pin PQFP EPF8636A	192-Pin PGA EPF8636A EPF8820A	208-Pin PQFP EPF8636A (1)	208-Pin PQFP EPF8820A (1)	208-Pin PQFP EPF81188A (1)
DATA4	154	127	E17	165	172	170
DATA3	157	124	G15	162	171	168
DATA2	159	122	F15	160	167	166
DATA1	11	115	E16	149	165	163
DATA0	12	113	C16	147	162	161
SDOUT (3)	128	152	C7 (11)	198	124	119
TDI (4)	—	55	R11	72	20	—
TDO (4)	—	95	B9	120	129	—
TCK (4), (6)	—	57	U8	74	30	—
TMS (4)	—	59	U7	76	32	—
TRST (7)	—	40	R3	54	54	—
Dedicated Inputs (10)	5, 36, 85, 116	6, 35, 87, 116	A5, U5, U13, A13	7, 45, 112, 150	17, 36, 121, 140	13, 41, 116, 146
VCCINT (5.0 V)	21, 41, 53, 67, 80, 81, 100, 121, 133, 147, 160	4, 5, 26, 85, 106	C8, C9, C10, R8, R9, R10, R14	5, 6, 33, 110, 137	5, 6, 27, 48, 119, 141	4, 20, 35, 48, 50, 102, 114, 131, 147
VCCIO (5.0 V or 3.3 V)	—	25, 41, 60, 70, 80, 107, 121, 140, 149, 160	D3, D4, D9, D14, D15, G4, G14, L4, L14, P4, P9, P14	32, 55, 78, 91, 102, 138, 159, 182, 193, 206	26, 55, 69, 87, 102, 131, 159, 173, 191, 206	3, 19, 34, 49, 69, 87, 106, 123, 140, 156, 174, 192
GND	13, 14, 28, 46, 60, 75, 93, 107, 108, 126, 140, 155	15, 16, 36, 37, 45, 51, 75, 84, 86, 96, 97, 117, 126, 131, 154	C4, D7, D8, D10, D11, H4, H14, K4, K14, P7, P8, P10, P11	19, 20, 46, 47, 60, 67, 96, 109, 111, 124, 125, 151, 164, 171, 200	15, 16, 37, 38, 60, 78, 96, 109, 110, 120, 130, 142, 152, 164, 182, 200	11, 12, 27, 28, 42, 43, 60, 78, 96, 105, 115, 122, 132, 139, 148, 155, 159, 165, 183, 201
No Connect (N.C.)	2, 3, 38, 39, 70, 82, 83, 118, 119, 148	2, 39, 82, 119	C6, C12, C13, C14, E3, E15, F3, J3, J4, J14, J15, N3, N15, P3, P15, R4 (12)	1, 2, 3, 16, 17, 18, 25, 26, 27, 34, 35, 36, 50, 51, 52, 53, 104, 105, 106, 107, 121, 122, 123, 130, 131, 132, 139, 140, 141, 154, 155, 156, 157, 208	1, 2, 3, 50, 51, 52, 53, 104, 105, 106, 107, 154, 155, 156, 157, 208	1, 2, 51, 52, 53, 54, 103, 104, 157, 158, 207, 208
Total User I/O Pins (9)	116	114	132, 148 (13)	132	148	144

**Table 54. FLEX 8000 225-, 232-, 240-, 280- & 304-Pin Package Pin-Outs (Part 1 of 3)**

Pin Name	225-Pin BGA EPF8820A	232-Pin PGA EPF81188A	240-Pin PQFP EPF81188A	240-Pin PQFP EPF81500A	280-Pin PGA EPF81500A	304-Pin RQFP EPF81500A
nSP (2)	A15	C14	237	237	W1	304
MSEL0 (2)	B14	G15	21	19	N1	26
MSEL1 (2)	R15	L15	40	38	H3	51
nSTATUS (2)	P2	L3	141	142	G19	178
nCONFIG (2)	R1	R4	117	120	B18	152
DCLK (2)	B2	C4	184	183	U18	230
CONF_DONE (2)	A1	G3	160	161	M16	204
nWS	L4	P1	133	134	F18	167
nRS	K5	N1	137	138	G18	171
RDCLK	F1	G2	158	159	M17	202
nCS	D1	E2	166	167	N16	212
CS	C1	E3	169	170	N18	215
RDYnBUSY	J3	K2	146	147	J17	183
CLKUSR	G2	H2	155	156	K19	199
ADD17	M14	R15	58	56	E3	73
ADD16	L12	T17	56	54	E2	71
ADD15	M15	P15	54	52	F4	69
ADD14	L13	M14	47	45	G1	60
ADD13	L14	M15	45	43	H2	58
ADD12	K13	M16	43	41	H1	56
ADD11	K15	K15	36	34	J3	47
ADD10	J13	K17	34	32	K3	45
ADD9	J15	J14	32	30	K4	43
ADD8	G14	J15	29	27	L1	34
ADD7	G13	H17	27	25	L2	32
ADD6	G11	H15	25	23	M1	30
ADD5	F14	F16	18	16	N2	20
ADD4	E13	F15	16	14	N3	18
ADD3	D15	F14	14	12	N4	16
ADD2	D14	D15	7	5	U1	8
ADD1	E12	B17	5	3	U2	6
ADD0	C15	C15	3	1	V1	4
DATA7	A7	A7	205	199	W13	254
DATA6	D7	D8	203	197	W14	252
DATA5	A6	B7	200	196	W15	250