

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	126
Number of Logic Elements/Cells	1008
Total RAM Bits	-
Number of I/O	184
Number of Gates	12000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	240-BFQFP
Supplier Device Package	240-RQFP (32x32)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf81188arc240-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 1 shows a block diagram of the FLEX 8000 architecture. Each group of eight LEs is combined into an LAB; LABs are arranged into rows and columns. The I/O pins are supported by I/O elements (IOEs) located at the ends of rows and columns. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an input or output register.

Figure 1. FLEX 8000 Device Block Diagram

Signal interconnections within FLEX 8000 devices and between device pins are provided by the FastTrack Interconnect, a series of fast, continuous channels that run the entire length and width of the device. IOEs are located at the end of each row (horizontal) and column (vertical) FastTrack Interconnect path.




Figure 4. FLEX 8000 Carry Chain Operation

Cascade Chain

With the cascade chain, the FLEX 8000 architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a delay as low as 0.6 ns per LE.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-stating without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable signals select the signal that drives the bus. However, if multiple output enable signals are active, contending signals can be driven onto the bus. Conversely, if no output enable signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The MAX+PLUS II software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE is used to asynchronously load signals into a register. The register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the MAX+PLUS II Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six asynchronous modes, which are chosen during design entry. LPM functions that use registers will automatically use the correct asynchronous mode. See Figure 7.

- Clear only
- Preset only
- Clear and preset
- Load with clear
- Load with preset
- Load without clear or preset

FastTrack Interconnect

In the FLEX 8000 architecture, connections between LEs and device I/O pins are provided by the FastTrack Interconnect, a series of continuous horizontal (row) and vertical (column) routing channels that traverse the entire FLEX 8000 device. This device-wide routing structure provides predictable performance even in complex designs. In contrast, the segmented routing structure in FPGAs requires switch matrices to connect a variable number of routing paths, which increases the delays between logic resources and reduces performance.

The LABs within FLEX 8000 devices are arranged into a matrix of columns and rows. Each row of LABs has a dedicated row interconnect that routes signals both into and out of the LABs in the row. The row interconnect can then drive I/O pins or feed other LABs in the device. Figure 8 shows how an LE drives the row and column interconnect.





Figure 8. FLEX 8000 LAB Connections to Row & Column Interconnect

Note:

(1) See Table 4 for the number of row channels.

Figure 10. FLEX 8000 IOE

Numbers in parentheses are for EPF81500A devices only.




Row-to-IOE Connections

Figure 11 illustrates the connection between row interconnect channels and IOEs. An input signal from an IOE can drive two separate row channels. When an IOE is used as an output, the signal is driven by an *n*-to-1 multiplexer that selects the row channels. The size of the multiplexer varies with the number of columns in a device. EPF81500A devices use a 27-to-1 multiplexer; EPF81188A, EPF8820A, EPF8636A, and EPF8452A devices use a 21-to-1 multiplexer; and EPF8282A and EPF8282AV devices use a 13-to-1 multiplexer. Eight IOEs are connected to each side of the row channels.

Figure 11. FLEX 8000 Row-to-IOE Connections

Numbers in parentheses are for EPF81500A devices. See Note (1).



Note:

- (1) n = 13 for EPF8282A and EPF8282AV devices.
 - *n* = 21 for EPF8452A, EPF8636A, EPF8820A, and EPF81188A devices.
 - n = 27 for EPF81500A devices.


Column-to-IOE Connections

Two IOEs are located at the top and bottom of the column channels (see Figure 12). When an IOE is used as an input, it can drive up to two separate column channels. The output signal to an IOE can choose from 8 of the 16 column channels through an 8-to-1 multiplexer.

The signals for the peripheral bus can be generated by any of the four dedicated inputs or signals on the row interconnect channels, as shown in Figure 13. The number of row channels in a row that can drive the peripheral bus correlates to the number of columns in the FLEX 8000 device. EPF8282A and EPF8282AV devices use 13 channels; EPF8452A, EPF8636A, EPF8820A, and EPF81188A devices use 21 channels; and EPF81500A devices use 27 channels. The first LE in each LAB is the source of the row channel signal. The six peripheral control signals (12 in EPF81500A devices) can be accessed by each IOE.

Figure 13. FLEX 8000 Peripheral Bus

Numbers in parentheses are for EPF81500A devices.



Note:

(1) n = 13 for EPF8282A and EPF8282AV devices. n = 21 for EPF8452A, EPF8636A, EPF8820A, and EPF81188A devices. n = 27 for EPF81500A devices.

Table 5 lists the source of the peripheral control signal for each FLEX 8000 device by row.

Peripheral Control Signal	EPF8282A EPF8282AV	EPF8452A	EPF8636A	EPF8820A	EPF81188A	EPF81500A
CLK0	Row A	Row A	Row A	Row A	Row E	Row E
CLK1/OE1	Row B	Row B	Row C	Row C	Row B	Row B
CLR0	Row A	Row A	Row B	Row B	Row F	Row F
CLR1/OE0	Row B	Row B	Row C	Row D	Row C	Row C
OE2	Row A	Row A	Row A	Row A	Row D	Row A
OE3	Row B	Row B	Row B	Row B	Row A	Row A
OE4	_	_	-	_	-	Row B
OE5	_	_	-	_	-	Row C
OE6	-	-	-	-	-	Row D
OE7	-	-	-	-	-	Row D
OE8	-	-	-	-	-	Row E
OE9	_	_	_	_	-	Row F

Output Configuration

This section discusses slew-rate control and MultiVolt I/O interface operation for FLEX 8000 devices.

Slew-Rate Control


The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slow slew rate reduces system noise by slowing signal transitions, adding a maximum delay of 3.5 ns. The slow slew-rate setting affects only the falling edge of a signal. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate on a pin-by-pin basis during design entry or assign a default slew rate to all pins on a global basis.



For more information on high-speed system design, go to *Application Note 75 (High-Speed Board Designs)*.

Figure 15. FLEX 8000 AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in parentheses are for 3.3-V devices or outputs. Numbers without parentheses are for 5.0-V devices or outputs.



Operating Conditions

Tables 9 through 12 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 5.0-V FLEX 8000 devices.

Table 9	Table 9. FLEX 8000 5.0-V Device Absolute Maximum Ratings Note (1)								
Symbol	Parameter	Conditions	Min	Max	Unit				
V _{CC}	Supply voltage	With respect to ground (2)	-2.0	7.0	V				
V _I	DC input voltage		-2.0	7.0	V				
I _{OUT}	DC output current, per pin		-25	25	mA				
T _{STG}	Storage temperature	No bias	- 65	150	° C				
T_{AMB}	Ambient temperature	Under bias	- 65	135	° C				
T _J	Junction temperature	Ceramic packages, under bias		150	° C				
		PQFP and RQFP, under bias		135	° C				

Table 1	Table 12. FLEX 8000 5.0-V Device CapacitanceNote (8)							
Symbol	Parameter	Conditions	Min	Max	Unit			
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF			
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF			

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 7.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) The maximum V_{CC} rise time is 100 ms.
- (4) Numbers in parentheses are for industrial-temperature-range devices.
- (5) Typical values are for $T_A = 25^{\circ} \text{ C}$ and $V_{CC} = 5.0 \text{ V}$.
- (6) These values are specified in Table 10 on page 28.
- (7) The I_{OH} parameter refers to high-level TTL or CMOS output current; the I_{OL} parameter refers to low-level TTL or CMOS output current.
- (8) Capacitance is sample-tested only.

Tables 13 through 16 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 3.3-V FLEX 8000 devices.

Table 1	Table 13. FLEX 8000 3.3-V Device Absolute Maximum Ratings Note (1)							
Symbol	Parameter	Conditions	Min	Max	Unit			
V _{CC}	Supply voltage	With respect to ground (2)	-2.0	5.3	V			
V _I	DC input voltage		-2.0	5.3	V			
I _{OUT}	DC output current, per pin		-25	25	mA			
T _{STG}	Storage temperature	No bias	-65	150	° C			
T_{AMB}	Ambient temperature	Under bias	-65	135	° C			
T_{J}	Junction temperature	Plastic packages, under bias		135	° C			

Table 1	Table 14. FLEX 8000 3.3-V Device Recommended Operating Conditions						
Symbol	Parameter	Conditions	Min	Max	Unit		
V _{CC}	Supply voltage	(3)	3.0	3.6	V		
V _I	Input voltage		-0.3	V _{CC} + 0.3	V		
Vo	Output voltage		0	V _{CC}	V		
T _A	Operating temperature	For commercial use	0	70	° C		
t _R	Input rise time			40	ns		
t _F	Input fall time			40	ns		

Table 1	Table 15. FLEX 8000 3.3-V Device DC Operating Conditions Note (4)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
V _{IH}	High-level input voltage		2.0		V _{CC} + 0.3	V			
V_{IL}	Low-level input voltage		-0.3		0.8	V			
V_{OH}	High-level output voltage	$I_{OH} = -0.1 \text{ mA DC } (5)$	V _{CC} - 0.2			V			
V_{OL}	Low-level output voltage	I _{OL} = 4 mA DC (5)			0.45	V			
I _I	Input leakage current	$V_I = V_{CC}$ or ground	-10		10	μΑ			
I_{OZ}	Tri-state output off-state current	$V_O = V_{CC}$ or ground	-40		40	μΑ			
I _{CC0}	V _{CC} supply current (standby)	V _I = ground, no load (6)		0.3	10	mA			

Table 16. FLEX 8000 3.3-V Device CapacitanceNote (7)							
Symbol	Parameter	Conditions	Min	Max	Unit		
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF		
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF		

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is –0.3 V. During transitions, the inputs may undershoot to –2.0 V or overshoot to 5.3 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) The maximum V_{CC} rise time is 100 ms. V_{CC} must rise monotonically.
- (4) These values are specified in Table 14 on page 29.
- (5) The I_{OH} parameter refers to high-level TTL output current; the I_{OL} parameter refers to low-level TTL output current.
- (6) Typical values are for $T_A = 25^{\circ}$ C and $V_{CC} = 3.3$ V.
- (7) Capacitance is sample-tested only.

Figure 16 shows the typical output drive characteristics of 5.0-V FLEX 8000 devices. The output driver is compliant with *PCI Local Bus Specification, Revision 2.2*.

Symbol Parameter						
Symbol	Faiailietei					
t _{IOD}	IOE register data delay					
t _{IOC}	IOE register control signal delay					
t _{IOE}	Output enable delay					
t _{IOCO}	IOE register clock-to-output delay					
t _{IOCOMB}	IOE combinatorial delay					
t _{IOSU}	IOE register setup time before clock; IOE register recovery time after asynchronous clear					
t _{IOH}	IOE register hold time after clock					
t _{IOCLR}	IOE register clear delay					
t _{IN}	Input pad and buffer delay					
t _{OD1}	Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = 5.0 \text{ V C1} = 35 \text{ pF}$ (2)					
t _{OD2}	Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = 3.3 \text{ V C1} = 35 \text{ pF } (2)$					
t _{OD3}	Output buffer and pad delay, slow slew rate = on, C1 = 35 pF (3)					
t_{XZ}	Output buffer disable delay, C1 = 5 pF					
t_{ZX1}	Output buffer enable delay, slow slew rate = off, V _{CCIO} = 5.0 V, C1 = 35 pF (2)					
t_{ZX2}	Output buffer enable delay, slow slew rate = off, V _{CCIO} = 3.3 V, C1 = 35 pF (2)					
t_{ZX3}	Output buffer enable delay, slow slew rate = on, C1 = 35 pF (3)					

Table 18. F	Table 18. FLEX 8000 LE Timing Parameters Note (1)					
Symbol	Parameter					
t_{LUT}	LUT delay for data-in					
t _{CLUT}	LUT delay for carry-in					
t _{RLUT}	LUT delay for LE register feedback					
t _{GATE}	Cascade gate delay					
t _{CASC}	Cascade chain routing delay					
t _{CICO}	Carry-in to carry-out delay					
t _{CGEN}	Data-in to carry-out delay					
t _{CGENR}	LE register feedback to carry-out delay					
t_{C}	LE register control signal delay					
t _{CH}	LE register clock high time					
t _{CL}	LE register clock low time					
t_{CO}	LE register clock-to-output delay					
t _{COMB}	Combinatorial delay					
t _{SU}	LE register setup time before clock; LE register recovery time after asynchronous preset, clear, or load					
t_H	LE register hold time after clock					
t _{PRE}	LE register preset delay					
t _{CLR}	LE register clear delay					

Table 21. FLEX 8000 Timing Model Interconnect Paths Source Destination **Total Delay** LE-Out LE in same LAB t_{LOCAL} LE-Out LE in same row, different LAB $t_{ROW} + t_{LOCAL}$ $t_{COL} + t_{ROW} + t_{LOCAL}$ LE-Out LE in different row LE-Out IOE on column t_{COL} LE-Out IOE on row t_{ROW} IOE on row LE in same row $t_{ROW} + t_{LOCAL}$ IOE on column Any LE $t_{COL} + t_{ROW} + t_{LOCAL}$

Tables 22 through $49\ \mathrm{show}$ the FLEX 8000 internal and external timing parameters.

Symbol	Speed Grade							
	A	-2	А	-3	A-4			
	Min	Max	Min	Max	Min	Max		
t_{IOD}		0.7		0.8		0.9	ns	
t _{IOC}		1.7		1.8		1.9	ns	
t _{IOE}		1.7		1.8		1.9	ns	
t _{IOCO}		1.0		1.0		1.0	ns	
t _{IOCOMB}		0.3		0.2		0.1	ns	
t _{IOSU}	1.4		1.6		1.8		ns	
t _{IOH}	0.0		0.0		0.0		ns	
t _{IOCLR}		1.2		1.2		1.2	ns	
t _{IN}		1.5		1.6		1.7	ns	
t _{OD1}		1.1		1.4		1.7	ns	
t _{OD2}		_		_		_	ns	
t _{OD3}		4.6		4.9		5.2	ns	
t _{XZ}		1.4		1.6		1.8	ns	
t_{ZX1}		1.4		1.6		1.8	ns	
t_{ZX2}		-		-		_	ns	
t_{ZX3}		4.9		5.1		5.3	ns	

Symbol	Speed Grade						
	A-2		A-3		A-4		
	Min	Max	Min	Max	Min	Max	
t_{LUT}		2.0		2.3		3.0	ns
t _{CLUT}		0.0		0.2		0.1	ns
t _{RLUT}		0.9		1.6		1.6	ns
t_{GATE}		0.0		0.0		0.0	ns
t _{CASC}		0.6		0.7		0.9	ns
t _{CICO}		0.4		0.5		0.6	ns
t _{CGEN}		0.4		0.9		0.8	ns
t _{CGENR}		0.9		1.4		1.5	ns
$t_{\rm C}$		1.6		1.8		2.4	ns
t _{CH}	4.0		4.0		4.0		ns
t_{CL}	4.0		4.0		4.0		ns
$t_{\rm CO}$		0.4		0.5		0.6	ns
t _{COMB}		0.4		0.5		0.6	ns
t _{SU}	0.8		1.0		1.1		ns
t _H	0.9		1.1		1.4		ns
t _{PRE}		0.6		0.7		0.8	ns
t _{CLR}		0.6		0.7		0.8	ns

Table 33. EPF8452A External Timing Parameters									
Symbol	Speed Grade								
	A-2		A-3		A-4				
	Min	Max	Min	Max	Min	Max			
t _{DRR}		16.0		20.0		25.0	ns		
t _{ODH}	1.0		1.0		1.0		ns		

Table 48. EPF81500A LE Timing Parameters									
Symbol	Speed Grade								
	A-2		A-3		A-4		7		
	Min	Max	Min	Max	Min	Max			
t_{LUT}		2.0		2.5		3.2	ns		
t_{CLUT}		0.0		0.0		0.0	ns		
t _{RLUT}		0.9		1.1		1.5	ns		
t _{GATE}		0.0		0.0		0.0	ns		
t _{CASC}		0.6		0.7		0.9	ns		
t _{CICO}		0.4		0.5		0.6	ns		
t _{CGEN}		0.4		0.5		0.7	ns		
t _{CGENR}		0.9		1.1		1.5	ns		
t_C		1.6		2.0		2.5	ns		
t _{CH}	4.0		4.0		4.0		ns		
t_{CL}	4.0		4.0		4.0		ns		
t_{CO}		0.4		0.5		0.6	ns		
t _{COMB}		0.4		0.5		0.6	ns		
t _{SU}	0.8		1.1		1.2		ns		
t _H	0.9		1.1		1.5		ns		
t _{PRE}		0.6		0.7		0.8	ns		
t _{CLR}		0.6		0.7		0.8	ns		

Table 49. EPF81500A External Timing Parameters									
Symbol	Speed Grade								
	A-2		A-3		A-4		_		
	Min	Max	Min	Max	Min	Max	1		
t _{DRR}		16.1		20.1		25.1	ns		
t _{ODH}	1.0		1.0		1.0		ns		

Power Consumption

The supply power (P) for FLEX 8000 devices can be calculated with the following equation:

$$P = P_{INT} + P_{IO} = [(I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC}] + P_{IO}$$

Typical $I_{CCSTANDBY}$ values are shown as I_{CC0} in Table 11 on page 28 and Table 15 on page 30. The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Power for Altera Devices)*. The $I_{CCACTIVE}$ value depends on the switching frequency and the application logic. This value can be calculated based on the amount of current that each LE typically consumes.

The following equation shows the general formula for calculating I_{CCACTIVE} :

$$I_{CCACTIVE} \, = \, K \times f_{MAX} \times N \times tog_{LC} \times \frac{\mu A}{MHz \times LE}$$

The parameters in this equation are shown below:

f_{MAX} = Maximum operating frequency in MHz
 N = Total number of logic cells used in the device

tog_{LC} = Average percentage of logic cells toggling at each clock

K = Constant, shown in Table 50

Table 50. Values for Constant K						
Device K						
5.0-V FLEX 8000 devices	75					
3.3-V FLEX 8000 devices 60						

This calculation provides an I_{CC} estimate based on typical conditions with no output load. The actual I_{CC} value should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

Figure 20 shows the relationship between I_{CC} and operating frequency for several LE utilization values.

Operating Modes

The FLEX 8000 architecture uses SRAM elements that require configuration data to be loaded whenever the device powers up and begins operation. The process of physically loading the SRAM programming data into the device is called *configuration*. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. The configuration and initialization processes together are called *command mode*; normal device operation is called *user mode*.

SRAM elements allow FLEX 8000 devices to be reconfigured in-circuit with new programming data that is loaded into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different programming data, reinitializing the device, and resuming user-mode operation. The entire reconfiguration process requires less than 100 ms and can be used to dynamically reconfigure an entire system. In-field upgrades can be performed by distributing new configuration files.

Configuration Schemes

The configuration data for a FLEX 8000 device can be loaded with one of six configuration schemes, chosen on the basis of the target application. Both active and passive schemes are available. In the active configuration schemes, the FLEX 8000 device functions as the controller, directing the loading operation, controlling external configuration devices, and completing the loading process. The clock source for all active configuration schemes is an oscillator on the FLEX 8000 device that operates between 2 MHz and 6 MHz. In the passive configuration schemes, an external controller guides the FLEX 8000 device. Table 51 shows the data source for each of the six configuration schemes.

Table 51. Data Source for Configuration							
Configuration Scheme	Data Source						
Active serial	AS	Altera configuration device					
Active parallel up	APU	Parallel configuration device					
Active parallel down	APD	Parallel configuration device					
Passive serial	PS	Serial data path					
Passive parallel synchronous	PPS	Intelligent host					
Passive parallel asynchronous	PPA	Intelligent host					

Pin Name	84-Pin	84-Pin	100-Pin	100-Pin	144-Pin	160-Pin	160-Pin
	PLCC EPF8282A	PLCC EPF8452A EPF8636A	TQFP EPF8282A EPF8282AV	TQFP EPF8452A	TQFP EPF8820A	PGA EPF8452A	PQFP EPF8820A (1)
ADD0	78	76	78	77	106	N3	6
DATA7	3	2	90	89	131	P8	140
DATA6	4	4	91	91	132	P10	139
DATA5	6	6	92	95	133	R12	138
DATA4	7	7	95	96	134	R13	136
DATA3	8	8	97	97	135	P13	135
DATA2	9	9	99	98	137	R14	133
DATA1	13	13	4	4	138	N15	132
DATA0	14	14	5	5	140	K13	129
SDOUT (3)	79	78	79	79	23	P4	97
TDI (4)	55	45 (5)	54	_	96	_	17
TDO (4)	27	27 (5)	18	_	18	_	102
TCK (4), (6)	72	44 (5)	72	_	88	_	27
TMS (4)	20	43 (5)	11	_	86	_	29
TRST (7)	52	52 (8)	50	_	71	_	45
Dedicated	12, 31, 54,	12, 31, 54,	3, 23, 53, 73	3, 24, 53,	9, 26, 82,	C3, D14,	14, 33, 94,
Inputs (10)	73	73		74	99	N2, R15	113
VCCINT	17, 38, 59, 80	17, 38, 59, 80	6, 20, 37, 56, 70, 87	9, 32, 49, 59, 82	8, 28, 70, 90, 111	B2, C4, D3, D8, D12, G3, G12, H4, H13, J3, J12, M4, M7, M9, M13, N12	3, 24, 46, 92, 114, 160
VCCIO	-	_	_	_	16, 40, 60, 69, 91, 112, 122, 141	_	23, 47, 57, 69, 79, 104, 127, 137, 149, 159

Pin Name	225-Pin BGA EPF8820A	232-Pin PGA EPF81188A	240-Pin PQFP EPF81188A	240-Pin PQFP EPF81500A	280-Pin PGA EPF81500A	304-Pin RQFP EPF81500A
D3.003.4	A5	C7	198	194	W16	248
DATA4		D7	196	193	W17	246
DATA3	B5					
DATA2	E6	B5	194	190	V16	243
DATA1	D5	A3	191	189	U16	241
DATA0	C4	A2	189	187	V17	239
SDOUT (3)	K1	N2	135	136	F19	169
TDI	F15 (4)	_	_	63 (14)	B1 (14)	80 (14)
TDO	J2 (4)	-	_	117	C17	149
TCK (6)	J14 (4)	_	_	116 <i>(14)</i>	A19 (14)	148 (14)
TMS	J12 (4)	_	_	64 (14)	C2 (14)	81 (14)
TRST (7)	P14	_	_	115 <i>(14)</i>	A18 (14)	145 (14)
Dedicated Inputs	F4, L1, K12,	C1, C17, R1,	10, 51, 130,	8, 49, 131,	F1, F16, P3,	12, 64, 164,
(10)	E15	R17	171	172	P19	217
VCCINT	F5, F10, E1,	E4, H4, L4,	20, 42, 64, 66,	18, 40, 60, 62,	B17, D3, D15,	24, 54, 77,
(5.0 V)	L2, K4, M12, P15, H13, H14, B15, C13	P12, L14, H14, E14, R14, U1	114, 128, 150, 172, 236	91, 114, 129, 151, 173, 209, 236	E8, E10, E12, E14, R7, R9, R11, R13, R14, T14	144, 79, 115, 162, 191, 218, 266, 301
VCCIO (5.0 V or 3.3 V)	H3, H2, P6, R6, P10, N10, R14, N13, H15, H12, D12, A14, B10, A10, B6, C6, A2, C3, M4, R2	N10, M13, M5, K13, K5, H13, H5, F5, E10, E8, N8, F13	19, 41, 65, 81, 99, 116, 140, 162, 186, 202, 220, 235	17, 39, 61, 78, 94, 108, 130, 152, 174, 191, 205, 221, 235	D14, E7, E9, E11, E13, R6, R8, R10, R12, T13, T15	

Notes to tables:

- (1) Perform a complete thermal analysis before committing a design to this device package. See *Application Note 74* (Evaluating Power for Altera Devices) for more information.
- (2) This pin is a dedicated pin and is not available as a user I/O pin.
- (3) SDOUT will drive out during configuration. After configuration, it may be used as a user I/O pin. By default, the MAX+PLUS II software will not use SDOUT as a user I/O pin; the user can override the MAX+PLUS II software and use SDOUT as a user I/O pin.
- (4) If the device is not configured to use the JTAG BST circuitry, this pin is available as a user I/O pin.
- (5) JTAG pins are available for EPF8636A devices only. These pins are dedicated user I/O pins.
- (6) If this pin is used as an input in user mode, ensure that it does not toggle before or during configuration.
- (7) TRST is a dedicated input pin for JTAG use. This pin must be grounded if JTAG BST is not used.
- (8) Pin 52 is a V_{CC} pin on EPF8452A devices only.
- (9) The user I/O pin count includes dedicated input pins and all I/O pins.
- (10) Unused dedicated inputs should be tied to ground on the board.
- (11) SDOUT does not exist in the EPF8636GC192 device.
- (12) These pins are no connect (N.C.) pins for EPF8636A devices only. They are user I/O pins in EPF8820A devices.
- (13) EPF8636A devices have 132 user I/O pins; EPF8820A devices have 148 user I/O pins.
- (14) For EPF81500A devices, these pins are dedicated JTAG pins and are not available as user I/O pins. If JTAG BST is not used, TDI, TCK, TMS, and TRST should be tied to GND.

Revision History

The information contained in the *FLEX 8000 Programmable Logic Device Family Data Sheet* version 11.1 supersedes information published in previous versions. The *FLEX 8000 Programmable Logic Device Family Data Sheet* version 11.1 contains the following change: minor textual updates.