E·XFL

Intel - EPF81500ARI240-3 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	162
Number of Logic Elements/Cells	1296
Total RAM Bits	·
Number of I/O	181
Number of Gates	16000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	240-BFQFP Exposed Pad
Supplier Device Package	240-RQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf81500ari240-3


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Each LAB provides four control signals that can be used in all eight LEs. Two of these signals can be used as clocks, and the other two for clear/preset control. The LAB control signals can be driven directly from a dedicated input pin, an I/O pin, or any internal signal via the LAB local interconnect. The dedicated inputs are typically used for global clock, clear, or preset signals because they provide synchronous control with very low skew across the device. FLEX 8000 devices support up to four individual global clock, clear, or preset control signals. If logic is required on a control signal, it can be generated in one or more LEs in any LAB and driven into the local interconnect of the target LAB.

Logic Element

The logic element (LE) is the smallest unit of logic in the FLEX 8000 architecture, with a compact size that provides efficient logic utilization. Each LE contains a 4-input LUT, a programmable flipflop, a carry chain, and cascade chain. Figure 3 shows a block diagram of an LE.



The LUT is a function generator that can quickly compute any function of four variables. The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock, clear, and preset control signals on the flipflop can be driven by dedicated input pins, general-purpose I/O pins, or any internal logic. For purely combinatorial functions, the flipflop is bypassed and the output of the LUT goes directly to the output of the LE.


The FLEX 8000 architecture provides two dedicated high-speed data paths—carry chains and cascade chains—that connect adjacent LEs without using local interconnect paths. The carry chain supports highspeed counters and adders; the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in an LAB and all LABs in the same row. Heavy use of carry and cascade chains can reduce routing flexibility. Therefore, the use of carry and cascade chains should be limited to speed-critical portions of a design.

Carry Chain


The carry chain provides a very fast (less than 1 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit moves forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 8000 architecture to implement high-speed counters and adders of arbitrary width. The MAX+PLUS II Compiler can create carry chains automatically during design processing; designers can also insert carry chain logic manually during design entry.

Figure 4 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register is typically bypassed for simple adders, but can be used for an accumulator function. Another portion of the LUT and the carry chain logic generate the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to another LE, where it can be used as a general-purpose signal. In addition to mathematical functions, carry chain logic supports very fast counters and comparators.


Figure 6. FLEX 8000 LE Operating Modes




Arithmetic Mode



Up/Down Counter Mode



Clearable Counter Mode



Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-stating without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable signals select the signal that drives the bus. However, if multiple output enable signals are active, contending signals can be driven onto the bus. Conversely, if no output enable signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The MAX+PLUS II software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control


Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE is used to asynchronously load signals into a register. The register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the MAX+PLUS II Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.


The clear and preset logic is implemented in one of the following six asynchronous modes, which are chosen during design entry. LPM functions that use registers will automatically use the correct asynchronous mode. See Figure 7.

- Clear only
- Preset only
- Clear and preset
- Load with clear
- Load with preset
- Load without clear or preset


Figure 7. FLEX 8000 LE Asynchronous Clear & Preset Modes




Asynchronous Load with Clear



Asynchronous Load with Preset



Asynchronous Load without Clear or Preset






Figure 12. FLEX 8000 Column-to-IOE Connections


In addition to general-purpose I/O pins, FLEX 8000 devices have four dedicated input pins. These dedicated inputs provide low-skew, device-wide signal distribution, and are typically used for global clock, clear, and preset control signals. The signals from the dedicated inputs are available as control signals for all LABs and I/O elements in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device.

Signals enter the FLEX 8000 device either from the I/O pins that provide general-purpose input capability or from the four dedicated inputs. The IOEs are located at the ends of the row and column interconnect channels.

I/O pins can be used as input, output, or bidirectional pins. Each I/O pin has a register that can be used either as an input register for external data that requires fast setup times, or as an output register for data that requires fast clock-to-output performance. The MAX+PLUS II Compiler uses the programmable inversion option to invert signals automatically from the row and column interconnect when appropriate.

The clock, clear, and output enable controls for the IOEs are provided by a network of I/O control signals. These signals can be supplied by either the dedicated input pins or by internal logic. The IOE control-signal paths are designed to minimize the skew across the device. All control-signal sources are buffered onto high-speed drivers that drive the signals around the periphery of the device. This "peripheral bus" can be configured to provide up to four output enable signals (10 in EPF81500A devices), and up to two clock or clear signals. Figure 13 on page 22 shows how two output enable signals are shared with one clock and one clear signal. The signals for the peripheral bus can be generated by any of the four dedicated inputs or signals on the row interconnect channels, as shown in Figure 13. The number of row channels in a row that can drive the peripheral bus correlates to the number of columns in the FLEX 8000 device. EPF8282A and EPF8282AV devices use 13 channels; EPF8452A, EPF8636A, EPF8820A, and EPF81188A devices use 21 channels; and EPF81500A devices use 27 channels. The first LE in each LAB is the source of the row channel signal. The six peripheral control signals (12 in EPF81500A devices) can be accessed by each IOE.

Figure 13. FLEX 8000 Peripheral Bus



Numbers in parentheses are for EPF81500A devices.

Note:

- (1) n = 13 for EPF8282A and EPF8282AV devices.
 - *n* = 21 for EPF8452A, EPF8636A, EPF8820A, and EPF81188A devices.
 - n = 27 for EPF81500A devices.

Symbol	Parameter	EPF8	282AV 636A	Unit
		Min	Мах	
t _{JCP}	TCK clock period	100		ns
t _{JCH}	TCK clock high time	50		ns
t _{JCL}	TCK clock low time	50		ns
t _{JPSU}	JTAG port setup time	20		ns
t _{JPH}	JTAG port hold time	45		ns
t _{JPCO}	JTAG port clock to output		25	ns
t _{JPZX}	JTAG port high-impedance to valid output		25	ns
t _{JPXZ}	JTAG port valid output to high-impedance		25	ns
t _{JSSU}	Capture register setup time	20		ns
t _{JSH}	Capture register hold time	45		ns
t _{JSCO}	Update register clock to output		35	ns
t _{JSZX}	Update register high-impedance to valid output		35	ns
t _{JSXZ}	Update register valid output to high-impedance		35	ns

For detailed information on JTAG operation in FLEX 8000 devices, refer to *Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)*.

Generic Testing

Each FLEX 8000 device is functionally tested and specified by Altera. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% configuration yield. AC test measurements for FLEX 8000 devices are made under conditions equivalent to those shown in Figure 15. Designers can use multiple test patterns to configure devices during all stages of the production flow.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
V _{CCIO}	Supply voltage for output buffers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
VI	Input voltage		-0.5	V _{CCINT} + 0.5	V
Vo	Output voltage		0	V _{CCIO}	V
Τ _A	Operating temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Table 1	1. FLEX 8000 5.0-V Device DC	C Operating Conditions	Notes (5), (6)			
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IH}	High-level input voltage		2.0		V _{CCINT} + 0.5	V
V _{IL}	Low-level input voltage		-0.5		0.8	V
V _{OH}	5.0-V high-level TTL output voltage	I _{OH} = -4 mA DC (7) V _{CCIO} = 4.75 V	2.4			V
	3.3-V high-level TTL output voltage	I _{OH} = -4 mA DC (7) V _{CCIO} = 3.00 V	2.4			V
	3.3-V high-level CMOS output voltage	I _{OH} = -0.1 mA DC (7) V _{CCIO} = 3.00 V	V _{CCIO} – 0.2			V
V _{OL}	5.0-V low-level TTL output voltage	I _{OL} = 12 mA DC (7) V _{CCIO} = 4.75 V			0.45	V
	3.3-V low-level TTL output voltage	I _{OL} = 12 mA DC (7) V _{CCIO} = 3.00 V			0.45	V
	3.3-V low-level CMOS output voltage	I _{OL} = 0.1 mA DC (7) V _{CCIO} = 3.00 V			0.2	V
I _I	Input leakage current	$V_{I} = V_{CC}$ or ground	-10		10	μA
I _{OZ}	Tri-state output off-state current	$V_{O} = V_{CC}$ or ground	-40		40	μA
I _{CC0}	V _{CC} supply current (standby)	V _I = ground, no load		0.5	10	mA

1

FLEX 8000 Programmable Logic Device Family Data Sheet

Table 1	Table 15. FLEX 8000 3.3-V Device DC Operating Conditions Note (4)										
Symbol	Parameter	Conditions	Min	Тур	Max	Unit					
V _{IH}	High-level input voltage		2.0		V _{CC} + 0.3	V					
V _{IL}	Low-level input voltage		-0.3		0.8	V					
V _{OH}	High-level output voltage	I _{OH} = -0.1 mA DC <i>(</i> 5 <i>)</i>	$V_{CC} - 0.2$			V					
V _{OL}	Low-level output voltage	I _{OL} = 4 mA DC <i>(</i> 5 <i>)</i>			0.45	V					
I _I	Input leakage current	$V_{I} = V_{CC}$ or ground	-10		10	μA					
I _{OZ}	Tri-state output off-state current	$V_{O} = V_{CC}$ or ground	-40		40	μA					
I _{CC0}	V _{CC} supply current (standby)	V _I = ground, no load (6)		0.3	10	mA					

Table 1	Table 16. FLEX 8000 3.3-V Device Capacitance Note (7)								
Symbol	Parameter	Conditions	Min	Max	Unit				
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF				
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF				

Notes to tables:

(1) See the Operating Requirements for Altera Devices Data Sheet.

(2) Minimum DC input voltage is -0.3 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.3 V for input currents less than 100 mA and periods shorter than 20 ns.

(3) The maximum V_{CC} rise time is 100 ms. \overline{V}_{CC} must rise monotonically.

(4) These values are specified in Table 14 on page 29.

(5) The I_{OH} parameter refers to high-level TTL output current; the I_{OL} parameter refers to low-level TTL output current.

(6) Typical values are for $T_A = 25^\circ \text{ C}$ and $V_{CC} = 3.3 \text{ V}$.

(7) Capacitance is sample-tested only.

Figure 16 shows the typical output drive characteristics of 5.0-V FLEX 8000 devices. The output driver is compliant with *PCI Local Bus Specification, Revision* 2.2.





Figure 16. Output Drive Characteristics of 5.0-V FLEX 8000 Devices (Except EPF8282A)

Figure 17 shows the typical output drive characteristics of 5.0-V EPF8282A devices. The output driver is compliant with *PCI Local Bus Specification, Revision 2.2.*






Figure 18 shows the typical output drive characteristics of EPF8282AV devices.

FLEX 8000 Programmable Logic Device Family Data Sheet	t
---	---

Symbol		Speed	Grade		Unit
-	A	-3	A	-4	
	Min	Max	Min	Мах	
OD		0.9		2.2	ns
tioc		1.9		2.0	ns
t _{IOE}		1.9		2.0	ns
tioco		1.0		2.0	ns
tiocoмв		0.1		0.0	ns
tiosu	1.8		2.8		ns
^t іон	0.0		0.2		ns
tioclr		1.2		2.3	ns
t _{IN}		1.7		3.4	ns
t _{OD1}		1.7		4.1	ns
t _{OD2}		-		-	ns
tod3		5.2		7.1	ns
t _{XZ}		1.8		4.3	ns
ZX1		1.8		4.3	ns
ZX2		_		-	ns
t _{ZX3}		5.3		8.3	ns

Symbol		Speed	Grade		Unit
	A	-3	A	-4	
	Min	Мах	Min	Max	
t _{LABCASC}		0.4		1.3	ns
t _{LABCARRY}		0.4		0.8	ns
t _{LOCAL}		0.8		1.5	ns
t _{ROW}		4.2		6.3	ns
t _{COL}		2.5		3.8	ns
t _{DIN_C}		5.5		8.0	ns
t _{DIN_D}		7.2		10.8	ns
t _{DIN IO}		5.5		9.0	ns

Symbol	Speed Grade							
	A-2		A	A-3		-4		
	Min	Max	Min	Max	Min	Max		
t _{IOD}		0.7		0.8		0.9	ns	
t _{IOC}		1.7		1.8		1.9	ns	
t _{IOE}		1.7		1.8		1.9	ns	
t _{IOCO}		1.0		1.0		1.0	ns	
t _{IOCOMB}		0.3		0.2		0.1	ns	
t _{IOSU}	1.4		1.6		1.8		ns	
t _{IOH}	0.0		0.0		0.0		ns	
t _{IOCLR}		1.2		1.2		1.2	ns	
t _{IN}		1.5		1.6		1.7	ns	
t _{OD1}		1.1		1.4		1.7	ns	
t _{OD2}		-		-		-	ns	
t _{OD3}		4.6		4.9		5.2	ns	
t _{XZ}		1.4		1.6		1.8	ns	
t _{ZX1}		1.4		1.6		1.8	ns	
t _{ZX2}		-		-		-	ns	
t _{ZX3}		4.9		5.1		5.3	ns	

Table 31. EPF8452A Interconnect Timing Parameters

Symbol		Speed Grade							
	A-2		A-3		A-4				
	Min	Max	Min	Max	Min	Max	1		
t _{LABCASC}		0.3		0.4		0.4	ns		
t _{LABCARRY}		0.3		0.4		0.4	ns		
t _{LOCAL}		0.5		0.5		0.7	ns		
t _{ROW}		5.0		5.0		5.0	ns		
t _{COL}		3.0		3.0		3.0	ns		
t _{DIN_C}		5.0		5.0		5.5	ns		
t _{DIN_D}		7.0		7.0		7.5	ns		
t _{DIN_IO}		5.0		5.0		5.5	ns		

٦

Symbol	Speed Grade							
	A	-2	A-3		A-4		1	
	Min	Max	Min	Max	Min	Max		
t _{LUT}		2.0		2.3		3.0	ns	
t _{CLUT}		0.0		0.2		0.1	ns	
t _{RLUT}		0.9		1.6		1.6	ns	
t _{GATE}		0.0		0.0		0.0	ns	
t _{CASC}		0.6		0.7		0.9	ns	
t _{CICO}		0.4		0.5		0.6	ns	
t _{CGEN}		0.4		0.9		0.8	ns	
t _{CGENR}		0.9		1.4		1.5	ns	
t _C		1.6		1.8		2.4	ns	
t _{CH}	4.0		4.0		4.0		ns	
t _{CL}	4.0		4.0		4.0		ns	
t _{CO}		0.4		0.5		0.6	ns	
t _{COMB}		0.4		0.5		0.6	ns	
t _{SU}	0.8		1.0		1.1		ns	
t _H	0.9		1.1		1.4		ns	
t _{PRE}		0.6		0.7		0.8	ns	
t _{CLR}		0.6		0.7		0.8	ns	

Table 33. EPF8452A External Timing Parameters

Symbol	Speed Grade							
	A	-2	A	-3	A	-4		
	Min	Max	Min	Max	Min	Мах		
t _{DRR}		16.0		20.0		25.0	ns	
t _{oDH}	1.0		1.0		1.0		ns	

Symbol	Speed Grade								
	A	-2	A	-3	A	1			
	Min	Max	Min	Max	Min	Max			
t _{IOD}		0.7		0.8		0.9	ns		
t _{IOC}		1.7		1.8		1.9	ns		
t _{IOE}		1.7		1.8		1.9	ns		
t _{IOCO}		1.0		1.0		1.0	ns		
t _{IOCOMB}		0.3		0.2		0.1	ns		
t _{IOSU}	1.4		1.6		1.8		ns		
t _{IOH}	0.0		0.0		0.0		ns		
t _{IOCLR}		1.2		1.2		1.2	ns		
t _{IN}		1.5		1.6		1.7	ns		
t _{OD1}		1.1		1.4		1.7	ns		
t _{OD2}		1.6		1.9		2.2	ns		
t _{OD3}		4.6		4.9		5.2	ns		
t _{XZ}		1.4		1.6		1.8	ns		
t _{ZX1}		1.4		1.6		1.8	ns		
t _{ZX2}		1.9		2.1		2.3	ns		
t _{ZX3}		4.9		5.1		5.3	ns		

Symbol	Speed Grade								
	A	-2	A	-3	A				
	Min	Max	Min	Max	Min	Max			
t _{LABCASC}		0.3		0.3		0.4	ns		
t _{LABCARRY}		0.3		0.3		0.4	ns		
t _{LOCAL}		0.5		0.6		0.8	ns		
t _{ROW}		5.0		5.0		5.0	ns		
t _{COL}		3.0		3.0		3.0	ns		
t _{DIN_C}		5.0		5.0		5.5	ns		
t _{DIN_D}		7.0		7.0		7.5	ns		
t _{DIN IO}		5.0		5.0		5.5	ns		

Γ

٦

Symbol	Speed Grade							
	A	-2	A	-3	A-4		1	
	Min	Мах	Min	Мах	Min	Max		
t _{LUT}		2.0		2.5		3.2	ns	
t _{CLUT}		0.0		0.0		0.0	ns	
t _{RLUT}		0.9		1.1		1.5	ns	
t _{GATE}		0.0		0.0		0.0	ns	
t _{CASC}		0.6		0.7		0.9	ns	
t _{CICO}		0.4		0.5		0.6	ns	
t _{CGEN}		0.4		0.5		0.7	ns	
t _{CGENR}		0.9		1.1		1.5	ns	
t _C		1.6		2.0		2.5	ns	
t _{CH}	4.0		4.0		4.0		ns	
t _{CL}	4.0		4.0		4.0		ns	
t _{CO}		0.4		0.5		0.6	ns	
t _{COMB}		0.4		0.5		0.6	ns	
t _{SU}	0.8		1.1		1.2		ns	
t _H	0.9		1.1		1.5		ns	
t _{PRE}		0.6		0.7		0.8	ns	
t _{CLR}		0.6		0.7		0.8	ns	

Symbol		Speed Grade							
	A	-2	A	-3	A-4				
	Min	Max	Min	Max	Min	Max			
t _{DRR}		16.0		20.0		25.0	ns		
t _{ODH}	1.0		1.0		1.0		ns		

Power Consumption

The supply power (P) for FLEX 8000 devices can be calculated with the following equation:

 $P = P_{INT} + P_{IO} = [(I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC}] + P_{IO}$

Typical I_{CCSTANDBY} values are shown as I_{CC0} in Table 11 on page 28 and Table 15 on page 30. The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*). The I_{CCACTIVE} value depends on the switching frequency and the application logic. This value can be calculated based on the amount of current that each LE typically consumes.

The following equation shows the general formula for calculating $I_{\mbox{\scriptsize CCACTIVE}}$:

$$I_{CCACTIVE} = K \times f_{MAX} \times N \times tog_{LC} \times \frac{\mu A}{MHz \times LE}$$


The parameters in this equation are shown below:

f _{MAX}	=	Maximum operating frequency in MHz
Ν	=	Total number of logic cells used in the device
tog _{LC}	=	Average percentage of logic cells toggling at each clock
Κ	=	Constant, shown in Table 50

Table 50. Values for Constant K					
Device	к				
5.0-V FLEX 8000 devices	75				
3.3-V FLEX 8000 devices	60				

This calculation provides an I_{CC} estimate based on typical conditions with no output load. The actual I_{CC} value should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

Figure 20 shows the relationship between $\rm I_{\rm CC}$ and operating frequency for several LE utilization values.





Configuration & Operation



The FLEX 8000 architecture supports several configuration schemes to load a design into the device(s) on the circuit board. This section summarizes the device operating modes and available device configuration schemes.

For more information, go to *Application Note 33* (*Configuring FLEX 8000 Devices*) and *Application Note 38* (*Configuring Multiple FLEX 8000 Devices*).

Altera Corporation

Table 52. FLE	Table 52. FLEX 8000 84-, 100-, 144- & 160-Pin Package Pin-Outs (Part 2 of 3)										
Pin Name	84-Pin PLCC EPF8282A	84-Pin PLCC EPF8452A EPF8636A	100-Pin TQFP EPF8282A EPF8282AV	100-Pin TQFP EPF8452A	144-Pin TQFP EPF8820A	160-Pin PGA EPF8452A	160-Pin PQFP EPF8820A (1)				
ADD0	78	76	78	77	106	N3	6				
data7	3	2	90	89	131	P8	140				
DATA6	4	4	91	91	132	P10	139				
DATA5	6	6	92	95	133	R12	138				
DATA4	7	7	95	96	134	R13	136				
DATA3	8	8	97	97	135	P13	135				
DATA2	9	9	99	98	137	R14	133				
DATA1	13	13	4	4	138	N15	132				
DATA0	14	14	5	5	140	K13	129				
SDOUT (3)	79	78	79	79	23	P4	97				
TDI (4)	55	45 (5)	54	-	96	-	17				
TDO (4)	27	27 (5)	18	-	18	-	102				
TCK (4), (6)	72	44 (5)	72	-	88	_	27				
TMS (4)	20	43 (5)	11	-	86	-	29				
TRST (7)	52	52 (8)	50	-	71	-	45				
Dedicated Inputs (10)	12, 31, 54, 73	12, 31, 54, 73	3, 23, 53, 73	3, 24, 53, 74	9, 26, 82, 99	C3, D14, N2, R15	14, 33, 94, 113				
VCCINT	17, 38, 59, 80	17, 38, 59, 80	6, 20, 37, 56, 70, 87	9, 32, 49, 59, 82	8, 28, 70, 90, 111	B2, C4, D3, D8, D12, G3, G12, H4, H13, J3, J12, M4, M7, M9, M13, N12	3, 24, 46, 92, 114, 160				
VCCIO	-	-	-	-	16, 40, 60, 69, 91, 112, 122, 141	-	23, 47, 57, 69, 79, 104, 127, 137, 149, 159				

Г

FLEX 8000 Programmable Logic Device Family Data Sheet

Table 52. FLEX	Table 52. FLEX 8000 84-, 100-, 144- & 160-Pin Package Pin-Outs (Part 3 of 3)									
Pin Name	84-Pin PLCC EPF8282A	84-Pin PLCC EPF8452A EPF8636A	100-Pin TQFP EPF8282A EPF8282AV	100-Pin TQFP EPF8452A	144-Pin TQFP EPF8820A	160-Pin PGA EPF8452A	160-Pin PQFP EPF8820A (1)			
GND	5, 26, 47, 68	5, 26, 47, 68	2, 13, 30, 44, 52, 63, 80, 94	19, 44, 69, 94	7, 17, 27, 39, 54, 80, 81, 100,101, 128, 142	C12, D4, D7, D9, D13, G4, G13, H3, H12, J4, J13, L1, M3, M8, M12, M15, N4	12, 13, 34, 35, 51, 63, 75, 80, 83, 93, 103, 115, 126, 131, 143, 155			
No Connect (N.C.)	-	-	-	2, 6, 13, 30, 37, 42, 43, 50, 52, 56, 63, 80, 87, 92, 93, 99	-	-	-			
Total User I/O Pins (9)	64	64	74	64	108	116	116			