



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	26
Number of Logic Elements/Cells	208
Total RAM Bits	-
Number of I/O	68
Number of Gates	2500
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf8282alc84-2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FLEX 8000 devices provide a large number of storage elements for applications such as digital signal processing (DSP), wide-data-path manipulation, and data transformation. These devices are an excellent choice for bus interfaces, TTL integration, coprocessor functions, and high-speed controllers. The high-pin-count packages can integrate multiple 32-bit buses into a single device. Table 3 shows FLEX 8000 performance and LE requirements for typical applications.

Table 3. FLEX 8000 Performance									
Application	LEs Used		Units						
		A-2	A-3	A-4					
16-bit loadable counter	16	125	95	83	MHz				
16-bit up/down counter	16	125	95	83	MHz				
24-bit accumulator	24	87	67	58	MHz				
16-bit address decode	4	4.2	4.9	6.3	ns				
16-to-1 multiplexer	10	6.6	7.9	9.5	ns				

All FLEX 8000 device packages provide four dedicated inputs for synchronous control signals with large fan-outs. Each I/O pin has an associated register on the periphery of the device. As outputs, these registers provide fast clock-to-output times; as inputs, they offer quick setup times.

The logic and interconnections in the FLEX 8000 architecture are configured with CMOS SRAM elements. FLEX 8000 devices are configured at system power-up with data stored in an industry-standard parallel EPROM or an Altera serial configuration devices, or with data provided by a system controller. Altera offers the EPC1, EPC1213, EPC1064, and EPC1441 configuration devices, which configure FLEX 8000 devices via a serial data stream. Configuration data can also be stored in an industry-standard 32 K \times 8 bit or larger configuration device, or downloaded from system RAM. After a FLEX 8000 device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 100 ms, real-time changes can be made during system operation. For information on how to configure FLEX 8000 devices, go to the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Application Note 33 (Configuring FLEX 8000 Devices)
- Application Note 38 (Configuring Multiple FLEX 8000 Devices)

FLEX 8000 devices contain an optimized microprocessor interface that permits the microprocessor to configure FLEX 8000 devices serially, in parallel, synchronously, or asynchronously. The interface also enables the microprocessor to treat a FLEX 8000 device as memory and configure the device by writing to a virtual memory location, making it very easy for the designer to create configuration software.

The FLEX 8000 family is supported by Altera's MAX+PLUS II development system, a single, integrated package that offers schematic, text—including the Altera Hardware Description Language (AHDL), VHDL, and Verilog HDL—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The MAX+PLUS II software provides EDIF 2 0 0 and 3 0 0, library of parameterized modules (LPM), VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools. The MAX+PLUS II software runs on Windows-based PCs and Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations.

The MAX+PLUS II software interfaces easily with common gate array EDA tools for synthesis and simulation. For example, the MAX+PLUS II software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the MAX+PLUS II software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the MAX+PLUS II development system includes DesignWare functions that are optimized for the FLEX 8000 architecture.



For more information on the MAX+PLUS II software, go to the MAX+PLUS II Programmable Logic Development System & Software Data Sheet.

Functional Description

The FLEX 8000 architecture incorporates a large matrix of compact building blocks called logic elements (LEs). Each LE contains a 4-input LUT that provides combinatorial logic capability and a programmable register that offers sequential logic capability. The fine-grained structure of the LE provides highly efficient logic implementation.

Eight LEs are grouped together to form a logic array block (LAB). Each FLEX 8000 LAB is an independent structure with common inputs, interconnections, and control signals. The LAB architecture provides a coarse-grained structure for high device performance and easy routing.

The FLEX 8000 architecture provides two dedicated high-speed data paths—carry chains and cascade chains—that connect adjacent LEs without using local interconnect paths. The carry chain supports high-speed counters and adders; the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in an LAB and all LABs in the same row. Heavy use of carry and cascade chains can reduce routing flexibility. Therefore, the use of carry and cascade chains should be limited to speed-critical portions of a design.

Carry Chain

The carry chain provides a very fast (less than 1 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit moves forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 8000 architecture to implement high-speed counters and adders of arbitrary width. The MAX+PLUS II Compiler can create carry chains automatically during design processing; designers can also insert carry chain logic manually during design entry.

Figure 4 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register is typically bypassed for simple adders, but can be used for an accumulator function. Another portion of the LUT and the carry chain logic generate the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to another LE, where it can be used as a general-purpose signal. In addition to mathematical functions, carry chain logic supports very fast counters and comparators.




Figure 4. FLEX 8000 Carry Chain Operation

Cascade Chain

With the cascade chain, the FLEX 8000 architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a delay as low as 0.6 ns per LE.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-stating without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable signals select the signal that drives the bus. However, if multiple output enable signals are active, contending signals can be driven onto the bus. Conversely, if no output enable signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The MAX+PLUS II software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE is used to asynchronously load signals into a register. The register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the MAX+PLUS II Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six asynchronous modes, which are chosen during design entry. LPM functions that use registers will automatically use the correct asynchronous mode. See Figure 7.

- Clear only
- Preset only
- Clear and preset
- Load with clear
- Load with preset
- Load without clear or preset

Each LE in an LAB can drive up to two separate column interconnect channels. Therefore, all 16 available column channels can be driven by the LAB. The column channels run vertically across the entire device, and share access to LABs in the same column but in different rows. The MAX+PLUS II Compiler chooses which LEs must be connected to a column channel. A row interconnect channel can be fed by the output of the LE or by two column channels. These three signals feed a multiplexer that connects to a specific row channel. Each LE is connected to one 3-to-1 multiplexer. In an LAB, the multiplexers provide all 16 column channels with access to 8 row channels.

Each column of LABs has a dedicated column interconnect that routes signals out of the LABs into the column. The column interconnect can then drive I/O pins or feed into the row interconnect to route the signals to other LABs in the device. A signal from the column interconnect, which can be either the output of an LE or an input from an I/O pin, must transfer to the row interconnect before it can enter an LAB. Table 4 summarizes the FastTrack Interconnect resources available in each FLEX 8000 device.


Table 4. FLEX 8000 FastTrack Interconnect Resources							
Device	Rows	Channels per Row	Columns	Channels per Column			
EPF8282A EPF8282AV	2	168	13	16			
EPF8452A	2	168	21	16			
EPF8636A	3	168	21	16			
EPF8820A	4	168	21	16			
EPF81188A	6	168	21	16			
EPF81500A	6	216	27	16			

Figure 9 shows the interconnection of four adjacent LABs, with row, column, and local interconnects, as well as the associated cascade and carry chains.

The signals for the peripheral bus can be generated by any of the four dedicated inputs or signals on the row interconnect channels, as shown in Figure 13. The number of row channels in a row that can drive the peripheral bus correlates to the number of columns in the FLEX 8000 device. EPF8282A and EPF8282AV devices use 13 channels; EPF8452A, EPF8636A, EPF8820A, and EPF81188A devices use 21 channels; and EPF81500A devices use 27 channels. The first LE in each LAB is the source of the row channel signal. The six peripheral control signals (12 in EPF81500A devices) can be accessed by each IOE.

Figure 13. FLEX 8000 Peripheral Bus

Numbers in parentheses are for EPF81500A devices.



Note:

(1) n = 13 for EPF8282A and EPF8282AV devices. n = 21 for EPF8452A, EPF8636A, EPF8820A, and EPF81188A devices. n = 27 for EPF81500A devices.

Table 8. JTAG Timing Parameters & Values							
Symbol	Parameter	EPF8282A EPF8282AV EPF8636A EPF8820A EPF81500A		Unit			
		Min	Max				
t _{JCP}	TCK clock period	100		ns			
t _{JCH}	TCK clock high time	50		ns			
t _{JCL}	TCK clock low time	50		ns			
t _{JPSU}	JTAG port setup time	20		ns			
t _{JPH}	JTAG port hold time	45		ns			
t _{JPCO}	JTAG port clock to output		25	ns			
t _{JPZX}	JTAG port high-impedance to valid output		25	ns			
t _{JPXZ}	JTAG port valid output to high-impedance		25	ns			
t _{JSSU}	Capture register setup time	20		ns			
t _{JSH}	Capture register hold time	45		ns			
t _{JSCO}	Update register clock to output		35	ns			
t _{JSZX}	Update register high-impedance to valid output		35	ns			
t _{JSXZ}	Update register valid output to high-impedance		35	ns			




For detailed information on JTAG operation in FLEX 8000 devices, refer to *Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices*).

Generic Testing

Each FLEX 8000 device is functionally tested and specified by Altera. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% configuration yield. AC test measurements for FLEX 8000 devices are made under conditions equivalent to those shown in Figure 15. Designers can use multiple test patterns to configure devices during all stages of the production flow.

Figure 15. FLEX 8000 AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in parentheses are for 3.3-V devices or outputs. Numbers without parentheses are for 5.0-V devices or outputs.



Operating Conditions

Tables 9 through 12 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 5.0-V FLEX 8000 devices.

Table 9	Table 9. FLEX 8000 5.0-V Device Absolute Maximum Ratings Note (1)							
Symbol	Parameter	Conditions	Min	Max	Unit			
V _{CC}	Supply voltage	With respect to ground (2)	-2.0	7.0	V			
V _I	DC input voltage		-2.0	7.0	V			
I _{OUT}	DC output current, per pin		-25	25	mA			
T _{STG}	Storage temperature	No bias	-65	150	° C			
T_{AMB}	Ambient temperature	Under bias	-65	135	° C			
T_J	Junction temperature	Ceramic packages, under bias		150	° C			
		PQFP and RQFP, under bias		135	° C			




Figure 18. Output Drive Characteristics of EPF8282AV Devices

Timing Model

The continuous, high-performance FastTrack Interconnect routing structure ensures predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and hence have unpredictable performance. Timing simulation and delay prediction are available with the MAX+PLUS II Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time prediction, and device-wide performance analysis.

Tables 17 through 20 describe the FLEX 8000 timing parameters and their symbols.

Table 19. FLEX 8000 Interconnect Timing Parameters Note (1)					
Symbol	Parameter				
t _{LABCASC}	Cascade delay between LEs in different LABs				
t _{LABCARRY}	Carry delay between LEs in different LABs				
t _{LOCAL}	LAB local interconnect delay				
t _{ROW}	Row interconnect routing delay (4)				
t_{COL}	Column interconnect routing delay				
t _{DIN_C}	Dedicated input to LE control delay				
t _{DIN_D}	Dedicated input to LE data delay (4)				
t _{DIN_IO}	Dedicated input to IOE control delay				

Table 20. FLEX 8000 External Reference Timing Characteristics Note (5)					
Symbol	Parameter				
t _{DRR}	Register-to-register delay via 4 LEs, 3 row interconnects, and 4 local interconnects (6)				
t _{ODH}	Output data hold time after clock (7)				

Notes to tables:

- (1) Internal timing parameters cannot be measured explicitly. They are worst-case delays based on testable and external parameters specified by Altera. Internal timing parameters should be used for estimating device performance. Post-compilation timing simulation or timing analysis is required to determine actual worst-case performance.
- (2) These values are specified in Table 10 on page 28 or Table 14 on page 29.
- (3) For the t_{OD3} and t_{ZX3} parameters, $V_{CCIO} = 3.3 \text{ V or } 5.0 \text{ V}$.
- (4) The t_{ROW} and t_{DIN_D} delays are worst-case values for typical applications. Post-compilation timing simulation or timing analysis is required to determine actual worst-case performance.
- (5) External reference timing characteristics are factory-tested, worst-case values specified by Altera. A representative subset of signal paths is tested to approximate typical device applications.
- (6) For more information on test conditions, see *Application Note 76* (*Understanding FLEX 8000 Timing*).
- (7) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies to global and non-global clocking, and for LE and I/O element registers.

The FLEX 8000 timing model shows the delays for various paths and functions in the circuit. See Figure 19. This model contains three distinct parts: the LE; the IOE; and the interconnect, including the row and column FastTrack Interconnect, LAB local interconnect, and carry and cascade interconnect paths. Each parameter shown in Figure 19 is expressed as a worst-case value in Tables 22 through 49. Hand-calculations that use the FLEX 8000 timing model and these timing parameters can be used to estimate FLEX 8000 device performance. Timing simulation or timing analysis after compilation is required to determine the final worst-case performance. Table 21 summarizes the interconnect paths shown in Figure 19.



For more information on timing parameters, go to *Application Note 76* (*Understanding FLEX 8000 Timing*).

Table 21. FLEX 8000 Timing Model Interconnect Paths Source Destination **Total Delay** LE-Out LE in same LAB t_{LOCAL} LE-Out LE in same row, different LAB $t_{ROW} + t_{LOCAL}$ $t_{COL} + t_{ROW} + t_{LOCAL}$ LE-Out LE in different row LE-Out IOE on column t_{COL} LE-Out IOE on row t_{ROW} IOE on row LE in same row $t_{ROW} + t_{LOCAL}$ IOE on column Any LE $t_{COL} + t_{ROW} + t_{LOCAL}$

Tables 22 through $49\ \mathrm{show}$ the FLEX 8000 internal and external timing parameters.

Symbol	Speed Grade							
	A	A-2		A-3		A-4		
	Min	Max	Min	Max	Min	Max		
t_{IOD}		0.7		0.8		0.9	ns	
t _{IOC}		1.7		1.8		1.9	ns	
t _{IOE}		1.7		1.8		1.9	ns	
t _{IOCO}		1.0		1.0		1.0	ns	
t _{IOCOMB}		0.3		0.2		0.1	ns	
t _{IOSU}	1.4		1.6		1.8		ns	
t _{IOH}	0.0		0.0		0.0		ns	
t _{IOCLR}		1.2		1.2		1.2	ns	
t _{IN}		1.5		1.6		1.7	ns	
t _{OD1}		1.1		1.4		1.7	ns	
t _{OD2}		_		_		_	ns	
t _{OD3}		4.6		4.9		5.2	ns	
t _{XZ}		1.4		1.6		1.8	ns	
t_{ZX1}		1.4		1.6		1.8	ns	
t_{ZX2}		-		-		_	ns	
t_{ZX3}		4.9		5.1		5.3	ns	

Symbol		Speed	Grade		Unit
	A	-3	А	-4	
-	Min	Max	Min	Max	
t_{IOD}		0.9		2.2	ns
t_{IOC}		1.9		2.0	ns
t _{IOE}		1.9		2.0	ns
t_{IOCO}		1.0		2.0	ns
t _{IOCOMB}		0.1		0.0	ns
t _{IOSU}	1.8		2.8		ns
t _{IOH}	0.0		0.2		ns
t _{IOCLR}		1.2		2.3	ns
t_{IN}		1.7		3.4	ns
t _{OD1}	•	1.7		4.1	ns
t_{OD2}		-		_	ns
t _{OD3}		5.2		7.1	ns
t_{XZ}		1.8		4.3	ns
t_{ZX1}		1.8		4.3	ns
t_{ZX2}		_		-	ns
t_{ZX3}		5.3		8.3	ns

Symbol		Speed	Grade		Unit
	A	-3	A		
	Min	Max	Min	Max	
$t_{LABCASC}$		0.4		1.3	ns
t _{LABCARRY}		0.4		0.8	ns
t _{LOCAL}		0.8		1.5	ns
t _{ROW}		4.2		6.3	ns
t_{COL}		2.5		3.8	ns
t _{DIN_C}		5.5		8.0	ns
t _{DIN_D}		7.2		10.8	ns
t_{DIN_IO}		5.5		9.0	ns

Table 34. EPF8636A I/O Element Timing Parameters							
Symbol	Speed Grade						
	А	-2	A	1-3	А	1-4	
	Min	Max	Min	Max	Min	Max	
t_{IOD}		0.7		0.8		0.9	ns
t _{IOC}		1.7		1.8		1.9	ns
t _{IOE}		1.7		1.8		1.9	ns
t _{IOCO}		1.0		1.0		1.0	ns
t _{IOCOMB}		0.3		0.2		0.1	ns
t _{IOSU}	1.4		1.6		1.8		ns
t _{IOH}	0.0		0.0		0.0		ns
t _{IOCLR}		1.2		1.2		1.2	ns
t _{IN}		1.5		1.6		1.7	ns
t _{OD1}		1.1		1.4		1.7	ns
t _{OD2}		1.6		1.9		2.2	ns
t _{OD3}		4.6		4.9		5.2	ns
t_{XZ}		1.4		1.6		1.8	ns
t_{ZX1}		1.4		1.6		1.8	ns
t_{ZX2}		1.9		2.1		2.3	ns
t_{ZX3}		4.9		5.1		5.3	ns

Symbol			Speed (Grade			Unit
	A	-2	A	1-3	A	-4	
	Min	Max	Min	Max	Min	Max	
t _{LABCASC}		0.3		0.4		0.4	ns
t _{LABCARRY}		0.3		0.4		0.4	ns
t _{LOCAL}		0.5		0.5		0.7	ns
t _{ROW}		5.0		5.0		5.0	ns
t_{COL}		3.0		3.0		3.0	ns
t _{DIN_C}		5.0		5.0		5.5	ns
t _{DIN_D}		7.0		7.0		7.5	ns
t _{DIN IO}		5.0		5.0		5.5	ns


Symbol	Speed Grade								
	A-2		A-3		A-4				
	Min	Max	Min	Max	Min	Max	1		
t_{LUT}		2.0		2.3		3.0	ns		
t _{CLUT}		0.0		0.2		0.1	ns		
t _{RLUT}		0.9		1.6		1.6	ns		
t_{GATE}		0.0		0.0		0.0	ns		
t _{CASC}		0.6		0.7		0.9	ns		
t _{CICO}		0.4		0.5		0.6	ns		
t _{CGEN}		0.4		0.9		0.8	ns		
t _{CGENR}		0.9		1.4		1.5	ns		
t_C		1.6		1.8		2.4	ns		
t _{CH}	4.0		4.0		4.0		ns		
t_{CL}	4.0		4.0		4.0		ns		
t_{CO}		0.4		0.5		0.6	ns		
t _{COMB}		0.4		0.5		0.6	ns		
t _{SU}	0.8		1.0		1.1		ns		
t_H	0.9		1.1		1.4		ns		
t _{PRE}		0.6	_	0.7		0.8	ns		
t _{CLR}		0.6		0.7		0.8	ns		

Table 37. EPF8636A	External Timing	g Parameters						
Symbol	Speed Grade							
	A-2		A-3		A-4		1	
	Min	Max	Min	Max	Min	Max	1	
t _{DRR}		16.0		20.0		25.0	ns	
t _{ODH}	1.0		1.0		1.0		ns	


Symbol	Speed Grade							
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max	7	
t_{IOD}		0.7		0.8		0.9	ns	
t_{IOC}		1.7		1.8		1.9	ns	
t_{IOE}		1.7		1.8		1.9	ns	
t _{IOCO}		1.0		1.0		1.0	ns	
t_{IOCOMB}		0.3		0.2		0.1	ns	
t _{IOSU}	1.4		1.6		1.8		ns	
t _{IOH}	0.0		0.0		0.0		ns	
t _{IOCLR}		1.2		1.2		1.2	ns	
t _{IN}		1.5		1.6		1.7	ns	
t _{OD1}		1.1		1.4		1.7	ns	
t _{OD2}		1.6		1.9		2.2	ns	
t _{OD3}		4.6		4.9		5.2	ns	
t_{XZ}		1.4		1.6		1.8	ns	
t_{ZX1}		1.4		1.6		1.8	ns	
t_{ZX2}		1.9		2.1		2.3	ns	
t_{ZX3}		4.9		5.1		5.3	ns	

Symbol	Speed Grade							
	A-2		A-3		A-4		7	
	Min	Max	Min	Max	Min	Max		
t _{LABCASC}		0.3		0.3		0.4	ns	
t _{LABCARRY}		0.3		0.3		0.4	ns	
t _{LOCAL}		0.5		0.6		0.8	ns	
t_{ROW}		5.0		5.0		5.0	ns	
t_{COL}		3.0		3.0		3.0	ns	
t _{DIN_C}		5.0		5.0		5.5	ns	
t _{DIN_D}		7.0		7.0		7.5	ns	
t _{DIN_IO}		5.0		5.0		5.5	ns	

Figure 20. FLEX 8000 I_{CCACTIVE} vs. Operating Frequency 5.0-V FLEX 8000 Devices



3.3-V FLEX 8000 Devices



Configuration & Operation

The FLEX 8000 architecture supports several configuration schemes to load a design into the device(s) on the circuit board. This section summarizes the device operating modes and available device configuration schemes.



For more information, go to *Application Note 33 (Configuring FLEX 8000 Devices)* and *Application Note 38 (Configuring Multiple FLEX 8000 Devices)*.

Pin Name	225-Pin BGA	232-Pin PGA	240-Pin PQFP	240-Pin PQFP	280-Pin PGA	304-Pin RQFP	
	EPF8820A	EPF81188A	EPF81188A	EPF81500A	EPF81500A	EPF81500A	
nSP <i>(2)</i>	A15	C14	237	237	W1	304	
MSEL0 (2)	B14	G15	21	19	N1	26	
MSEL1 (2)	R15	L15	40	38	H3	51	
nSTATUS (2)	P2	L3	141	142	G19	178	
nCONFIG (2)	R1	R4	117	120	B18	152	
DCLK (2)	B2	C4	184	183	U18	230	
CONF_DONE (2)	A1	G3	160	161	M16	204	
nWS	L4	P1	133	134	F18	167	
nRS	K5	N1	137	138	G18	171	
RDCLK	F1	G2	158	159	M17	202	
nCS	D1	E2	166	167	N16	212	
CS	C1	E3	169	170	N18	215	
RDYnBUSY	J3	K2	146	147	J17	183	
CLKUSR	G2	H2	155	156	K19	199	
ADD17	M14	R15	58	56	E3	73	
ADD16	L12	T17	56	54	E2	71	
ADD15	M15	P15	54	52	F4	69	
ADD14	L13	M14	47	45	G1	60	
ADD13	L14	M15	45	43	H2	58	
ADD12	K13	M16	43	41	H1	56	
ADD11	K15	K15	36	34	J3	47	
ADD10	J13	K17	34	32	K3	45	
ADD9	J15	J14	32	30	K4	43	
ADD8	G14	J15	29	27	L1	34	
ADD7	G13	H17	27	25	L2	32	
ADD6	G11	H15	25	23	M1	30	
ADD5	F14	F16	18	16	N2	20	
ADD4	E13	F15	16	14	N3	18	
ADD3	D15	F14	14	12	N4	16	
ADD2	D14	D15	7	5	U1	8	
ADD1	E12	B17	5	3	U2	6	
ADD0	C15	C15	3	1	V1	4	
DATA7	A7	A7	205	199	W13	254	
DATA6	D7	D8	203	197	W14	252	
DATA5	A6	B7	200	196	W15	250	

Pin Name	225-Pin BGA EPF8820A	232-Pin PGA EPF81188A	240-Pin PQFP EPF81188A	240-Pin PQFP EPF81500A	280-Pin PGA EPF81500A	304-Pin RQFP EPF81500A
D3.003.4	A5	C7	198	194	W16	248
DATA4		D7	196	193	W17	246
DATA3	B5					
DATA2	E6	B5	194	190	V16	243
DATA1	D5	A3	191	189	U16	241
DATA0	C4	A2	189	187	V17	239
SDOUT (3)	K1	N2	135	136	F19	169
TDI	F15 (4)	_	_	63 (14)	B1 (14)	80 (14)
TDO	J2 (4)	-	_	117	C17	149
TCK (6)	J14 (4)	_	_	116 <i>(14)</i>	A19 (14)	148 (14)
TMS	J12 (4)	_	_	64 (14)	C2 (14)	81 (14)
TRST (7)	P14	_	_	115 <i>(14)</i>	A18 (14)	145 (14)
Dedicated Inputs	F4, L1, K12,	C1, C17, R1,	10, 51, 130,	8, 49, 131,	F1, F16, P3,	12, 64, 164,
(10)	E15	R17	171	172	P19	217
VCCINT	F5, F10, E1,	E4, H4, L4,	20, 42, 64, 66,	18, 40, 60, 62,	B17, D3, D15,	24, 54, 77,
(5.0 V)	L2, K4, M12, P15, H13, H14, B15, C13	P12, L14, H14, E14, R14, U1	114, 128, 150, 172, 236	91, 114, 129, 151, 173, 209, 236	E8, E10, E12, E14, R7, R9, R11, R13, R14, T14	144, 79, 115, 162, 191, 218, 266, 301
VCCIO (5.0 V or 3.3 V)	H3, H2, P6, R6, P10, N10, R14, N13, H15, H12, D12, A14, B10, A10, B6, C6, A2, C3, M4, R2	N10, M13, M5, K13, K5, H13, H5, F5, E10, E8, N8, F13	19, 41, 65, 81, 99, 116, 140, 162, 186, 202, 220, 235	17, 39, 61, 78, 94, 108, 130, 152, 174, 191, 205, 221, 235	D14, E7, E9, E11, E13, R6, R8, R10, R12, T13, T15	

Notes to tables:

- (1) Perform a complete thermal analysis before committing a design to this device package. See *Application Note 74* (Evaluating Power for Altera Devices) for more information.
- (2) This pin is a dedicated pin and is not available as a user I/O pin.
- (3) SDOUT will drive out during configuration. After configuration, it may be used as a user I/O pin. By default, the MAX+PLUS II software will not use SDOUT as a user I/O pin; the user can override the MAX+PLUS II software and use SDOUT as a user I/O pin.
- (4) If the device is not configured to use the JTAG BST circuitry, this pin is available as a user I/O pin.
- (5) JTAG pins are available for EPF8636A devices only. These pins are dedicated user I/O pins.
- (6) If this pin is used as an input in user mode, ensure that it does not toggle before or during configuration.
- (7) TRST is a dedicated input pin for JTAG use. This pin must be grounded if JTAG BST is not used.
- (8) Pin 52 is a V_{CC} pin on EPF8452A devices only.
- (9) The user I/O pin count includes dedicated input pins and all I/O pins.
- (10) Unused dedicated inputs should be tied to ground on the board.
- (11) SDOUT does not exist in the EPF8636GC192 device.
- (12) These pins are no connect (N.C.) pins for EPF8636A devices only. They are user I/O pins in EPF8820A devices.
- (13) EPF8636A devices have 132 user I/O pins; EPF8820A devices have 148 user I/O pins.
- (14) For EPF81500A devices, these pins are dedicated JTAG pins and are not available as user I/O pins. If JTAG BST is not used, TDI, TCK, TMS, and TRST should be tied to GND.

Revision History

The information contained in the *FLEX 8000 Programmable Logic Device Family Data Sheet* version 11.1 supersedes information published in previous versions. The *FLEX 8000 Programmable Logic Device Family Data Sheet* version 11.1 contains the following change: minor textual updates.