



Welcome to **E-XFL.COM** 

### Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	26
Number of Logic Elements/Cells	208
Total RAM Bits	-
Number of I/O	78
Number of Gates	2500
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf8282atc100-2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FLEX 8000 devices provide a large number of storage elements for applications such as digital signal processing (DSP), wide-data-path manipulation, and data transformation. These devices are an excellent choice for bus interfaces, TTL integration, coprocessor functions, and high-speed controllers. The high-pin-count packages can integrate multiple 32-bit buses into a single device. Table 3 shows FLEX 8000 performance and LE requirements for typical applications.

Table 3. FLEX 8000 Performance											
Application	LEs Used		Speed Grade								
		A-2	A-3	A-4							
16-bit loadable counter	16	125	95	83	MHz						
16-bit up/down counter	16	125	95	83	MHz						
24-bit accumulator	24	87	67	58	MHz						
16-bit address decode	4	4.2	4.9	6.3	ns						
16-to-1 multiplexer	10	6.6	7.9	9.5	ns						

All FLEX 8000 device packages provide four dedicated inputs for synchronous control signals with large fan-outs. Each I/O pin has an associated register on the periphery of the device. As outputs, these registers provide fast clock-to-output times; as inputs, they offer quick setup times.

The logic and interconnections in the FLEX 8000 architecture are configured with CMOS SRAM elements. FLEX 8000 devices are configured at system power-up with data stored in an industry-standard parallel EPROM or an Altera serial configuration devices, or with data provided by a system controller. Altera offers the EPC1, EPC1213, EPC1064, and EPC1441 configuration devices, which configure FLEX 8000 devices via a serial data stream. Configuration data can also be stored in an industry-standard 32 K  $\times$  8 bit or larger configuration device, or downloaded from system RAM. After a FLEX 8000 device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 100 ms, real-time changes can be made during system operation. For information on how to configure FLEX 8000 devices, go to the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Application Note 33 (Configuring FLEX 8000 Devices)
- Application Note 38 (Configuring Multiple FLEX 8000 Devices)

Figure 1 shows a block diagram of the FLEX 8000 architecture. Each group of eight LEs is combined into an LAB; LABs are arranged into rows and columns. The I/O pins are supported by I/O elements (IOEs) located at the ends of rows and columns. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an input or output register.

Figure 1. FLEX 8000 Device Block Diagram

Signal interconnections within FLEX 8000 devices and between device pins are provided by the FastTrack Interconnect, a series of fast, continuous channels that run the entire length and width of the device. IOEs are located at the end of each row (horizontal) and column (vertical) FastTrack Interconnect path.

The FLEX 8000 architecture provides two dedicated high-speed data paths—carry chains and cascade chains—that connect adjacent LEs without using local interconnect paths. The carry chain supports high-speed counters and adders; the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in an LAB and all LABs in the same row. Heavy use of carry and cascade chains can reduce routing flexibility. Therefore, the use of carry and cascade chains should be limited to speed-critical portions of a design.

#### Carry Chain

The carry chain provides a very fast (less than 1 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit moves forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 8000 architecture to implement high-speed counters and adders of arbitrary width. The MAX+PLUS II Compiler can create carry chains automatically during design processing; designers can also insert carry chain logic manually during design entry.

Figure 4 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register is typically bypassed for simple adders, but can be used for an accumulator function. Another portion of the LUT and the carry chain logic generate the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to another LE, where it can be used as a general-purpose signal. In addition to mathematical functions, carry chain logic supports very fast counters and comparators.

#### Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in signal are the inputs to a 4-input LUT. Using a configurable SRAM bit, the MAX+PLUS II Compiler automatically selects the carry-in or the DATA3 signal as an input. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. The LE-Out signal—the data output of the LE—is either the combinatorial output of the LUT and cascade chain, or the data output (Q) of the programmable register.

#### Arithmetic Mode

The arithmetic mode offers two 3-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT provides a 3-bit function; the other generates a carry bit. As shown in Figure 6, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three bits: a, b, and the carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports a cascade chain.

#### Up/Down Counter Mode

The up/down counter mode offers counter enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Two 3-input LUTs are used: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals, without using the LUT resources.

#### Clearable Counter Mode

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control; the clear function is substituted for the cascade-in signal in the up/down counter mode. Two 3-input LUTs are used: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer, and the output of this multiplexer is ANDed with a synchronous clear.

#### FastTrack Interconnect

In the FLEX 8000 architecture, connections between LEs and device I/O pins are provided by the FastTrack Interconnect, a series of continuous horizontal (row) and vertical (column) routing channels that traverse the entire FLEX 8000 device. This device-wide routing structure provides predictable performance even in complex designs. In contrast, the segmented routing structure in FPGAs requires switch matrices to connect a variable number of routing paths, which increases the delays between logic resources and reduces performance.

The LABs within FLEX 8000 devices are arranged into a matrix of columns and rows. Each row of LABs has a dedicated row interconnect that routes signals both into and out of the LABs in the row. The row interconnect can then drive I/O pins or feed other LABs in the device. Figure 8 shows how an LE drives the row and column interconnect.




Figure 8. FLEX 8000 LAB Connections to Row & Column Interconnect

Note:

(1) See Table 4 for the number of row channels.

Each LE in an LAB can drive up to two separate column interconnect channels. Therefore, all 16 available column channels can be driven by the LAB. The column channels run vertically across the entire device, and share access to LABs in the same column but in different rows. The MAX+PLUS II Compiler chooses which LEs must be connected to a column channel. A row interconnect channel can be fed by the output of the LE or by two column channels. These three signals feed a multiplexer that connects to a specific row channel. Each LE is connected to one 3-to-1 multiplexer. In an LAB, the multiplexers provide all 16 column channels with access to 8 row channels.

Each column of LABs has a dedicated column interconnect that routes signals out of the LABs into the column. The column interconnect can then drive I/O pins or feed into the row interconnect to route the signals to other LABs in the device. A signal from the column interconnect, which can be either the output of an LE or an input from an I/O pin, must transfer to the row interconnect before it can enter an LAB. Table 4 summarizes the FastTrack Interconnect resources available in each FLEX 8000 device.

Table 4. FLEX 8000 FastTrack Interconnect Resources										
Device	Rows	Channels per Row	Columns	Channels per Column						
EPF8282A EPF8282AV	2	168	13	16						
EPF8452A	2	168	21	16						
EPF8636A	3	168	21	16						
EPF8820A	4	168	21	16						
EPF81188A	6	168	21	16						
EPF81500A	6	216	27	16						

Figure 9 shows the interconnection of four adjacent LABs, with row, column, and local interconnects, as well as the associated cascade and carry chains.

The instruction register length for FLEX 8000 devices is three bits. Table 7 shows the boundary-scan register length for FLEX 8000 devices.

Table 7. FLEX 8000 Boundary-Scan Register Length						
Device	Boundary-Scan Register Length					
EPF8282A, EPF8282AV	273					
EPF8636A	417					
EPF8820A	465					
EPF81500A	645					

FLEX 8000 devices that support JTAG include weak pull-ups on the JTAG pins. Figure 14 shows the timing requirements for the JTAG signals.

TDI

TCK

t<sub>JCP</sub>

t<sub>JCL</sub>

t<sub>JPSU</sub>

t<sub>JPSU</sub>

t<sub>JPNZ</sub>

TDO

Signal to Be Captured
Signal to Be Driven

Figure 14. EPF8282A, EPF8282AV, EPF8636A, EPF8820A & EPF81500A JTAG Waveforms

Table 8 shows the timing parameters and values for EPF8282A, EPF8282AV, EPF8636A, EPF8820A, and EPF81500A devices.

Table 1	Table 15. FLEX 8000 3.3-V Device DC Operating Conditions       Note (4)									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
V <sub>IH</sub>	High-level input voltage		2.0		V <sub>CC</sub> + 0.3	V				
$V_{IL}$	Low-level input voltage		-0.3		0.8	V				
$V_{OH}$	High-level output voltage	$I_{OH} = -0.1 \text{ mA DC } (5)$	V <sub>CC</sub> - 0.2			V				
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 4 mA DC (5)			0.45	V				
I <sub>I</sub>	Input leakage current	$V_I = V_{CC}$ or ground	-10		10	μΑ				
$I_{OZ}$	Tri-state output off-state current	$V_O = V_{CC}$ or ground	-40		40	μΑ				
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby)	V <sub>I</sub> = ground, no load (6)		0.3	10	mA				

Table 16. FLEX 8000 3.3-V Device CapacitanceNote (7)							
Symbol	Parameter	Conditions	Min	Max	Unit		
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		10	pF		
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		10	pF		

#### Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is –0.3 V. During transitions, the inputs may undershoot to –2.0 V or overshoot to 5.3 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) The maximum  $V_{CC}$  rise time is 100 ms.  $V_{CC}$  must rise monotonically.
- (4) These values are specified in Table 14 on page 29.
- (5) The I<sub>OH</sub> parameter refers to high-level TTL output current; the I<sub>OL</sub> parameter refers to low-level TTL output current.
- (6) Typical values are for  $T_A = 25^{\circ}$  C and  $V_{CC} = 3.3$  V.
- (7) Capacitance is sample-tested only.

Figure 16 shows the typical output drive characteristics of 5.0-V FLEX 8000 devices. The output driver is compliant with *PCI Local Bus Specification, Revision 2.2*.





Figure 18. Output Drive Characteristics of EPF8282AV Devices

### **Timing Model**

The continuous, high-performance FastTrack Interconnect routing structure ensures predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and hence have unpredictable performance. Timing simulation and delay prediction are available with the MAX+PLUS II Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time prediction, and device-wide performance analysis.

Tables 17 through 20 describe the FLEX 8000 timing parameters and their symbols.

Figure 19. FLEX 8000 Timing Model



Symbol		Speed Grade								
	A	-2	A	A-3		-4	7			
	Min	Max	Min	Max	Min	Max				
$t_{LUT}$		2.0		2.5		3.2	ns			
t <sub>CLUT</sub>		0.0		0.0		0.0	ns			
t <sub>RLUT</sub>		0.9		1.1		1.5	ns			
t <sub>GATE</sub>		0.0		0.0		0.0	ns			
t <sub>CASC</sub>		0.6		0.7		0.9	ns			
t <sub>CICO</sub>		0.4		0.5		0.6	ns			
t <sub>CGEN</sub>		0.4		0.5		0.7	ns			
t <sub>CGENR</sub>		0.9		1.1		1.5	ns			
$t_C$		1.6		2.0		2.5	ns			
t <sub>CH</sub>	4.0		4.0		4.0		ns			
$t_{CL}$	4.0		4.0		4.0		ns			
$t_{CO}$		0.4		0.5		0.6	ns			
t <sub>COMB</sub>		0.4		0.5		0.6	ns			
t <sub>SU</sub>	0.8		1.1		1.2		ns			
t <sub>H</sub>	0.9		1.1		1.5		ns			
t <sub>PRE</sub>		0.6		0.7		0.8	ns			
t <sub>CLR</sub>		0.6		0.7		0.8	ns			

Table 25. EPF8282A External Timing Parameters											
Symbol		Speed Grade									
	A-2		A	A-3		A-4					
	Min	Max	Min	Max	Min	Max					
t <sub>DRR</sub>		15.8		19.8		24.8	ns				
t <sub>ODH</sub>	1.0		1.0		1.0		ns				

Table 28. EPF8282AV Logic Element Timing Parameters								
Symbol		Unit						
	A-3		A	-4				
	Min	Max	Min	Max	•			
$t_{LUT}$		3.2		7.3	ns			
t <sub>CLUT</sub>		0.0		1.4	ns			
t <sub>RLUT</sub>		1.5		5.1	ns			
t <sub>GATE</sub>		0.0		0.0	ns			
t <sub>CASC</sub>		0.9		2.8	ns			
$t_{CICO}$		0.6		1.5	ns			
t <sub>CGEN</sub>		0.7		2.2	ns			
t <sub>CGENR</sub>		1.5		3.7	ns			
$t_{\rm C}$		2.5		4.7	ns			
t <sub>CH</sub>	4.0		6.0		ns			
$t_{CL}$	4.0		6.0		ns			
$t_{CO}$		0.6		0.9	ns			
t <sub>COMB</sub>		0.6		0.9	ns			
t <sub>SU</sub>	1.2		2.4		ns			
$t_H$	1.5		4.6		ns			
t <sub>PRE</sub>		0.8		1.3	ns			
t <sub>CLR</sub>		0.8		1.3	ns			

Table 29. EPF8282AV External Timing Parameters									
Symbol		Speed Grade Ui							
		A-3 A-4							
	Min	Max	Min	Max					
t <sub>DRR</sub>		24.8		50.1	ns				
t <sub>ODH</sub>	1.0		1.0		ns				

Symbol	Speed Grade							
	А	-2	A	-3	A	-4		
	Min	Max	Min	Max	Min	Max		
$t_{IOD}$		0.7		0.8		0.9	ns	
t <sub>IOC</sub>		1.7		1.8		1.9	ns	
t <sub>IOE</sub>		1.7		1.8		1.9	ns	
t <sub>IOCO</sub>		1.0		1.0		1.0	ns	
t <sub>IOCOMB</sub>		0.3		0.2		0.1	ns	
$t_{IOSU}$	1.4		1.6		1.8		ns	
$t_{IOH}$	0.0		0.0		0.0		ns	
$t_{IOCLR}$		1.2		1.2		1.2	ns	
$t_{IN}$		1.5		1.6		1.7	ns	
$t_{OD1}$		1.1		1.4		1.7	ns	
$t_{OD2}$		-		-		-	ns	
$t_{OD3}$		4.6		4.9		5.2	ns	
$t_{XZ}$		1.4		1.6		1.8	ns	
$t_{ZX1}$		1.4		1.6		1.8	ns	
$t_{ZX2}$		-		-		-	ns	
$t_{ZX3}$		4.9		5.1		5.3	ns	

Symbol			Speed	Grade			Unit
	A	-2	A-3		A-4		
	Min	Max	Min	Max	Min	Max	
t <sub>LABCASC</sub>		0.3		0.4		0.4	ns
t <sub>LABCARRY</sub>		0.3		0.4		0.4	ns
t <sub>LOCAL</sub>		0.5		0.5		0.7	ns
t <sub>ROW</sub>		5.0		5.0		5.0	ns
$t_{COL}$		3.0		3.0		3.0	ns
t <sub>DIN_C</sub>		5.0		5.0		5.5	ns
t <sub>DIN_D</sub>		7.0		7.0		7.5	ns
t <sub>DIN IO</sub>		5.0		5.0		5.5	ns

Table 40. EPF8820A LE Timing Parameters									
Symbol		Speed Grade							
	А	-2	A	-3	A-4				
	Min	Max	Min	Max	Min	Max			
$t_{LUT}$		2.0		2.5		3.2	ns		
t <sub>CLUT</sub>		0.0		0.0		0.0	ns		
t <sub>RLUT</sub>		0.9		1.1		1.5	ns		
$t_{GATE}$		0.0		0.0		0.0	ns		
t <sub>CASC</sub>		0.6		0.7		0.9	ns		
t <sub>CICO</sub>		0.4		0.5		0.6	ns		
t <sub>CGEN</sub>		0.4		0.5		0.7	ns		
t <sub>CGENR</sub>		0.9		1.1		1.5	ns		
$t_C$		1.6		2.0		2.5	ns		
t <sub>CH</sub>	4.0		4.0		4.0		ns		
t <sub>CL</sub>	4.0		4.0		4.0		ns		
$t_{CO}$		0.4		0.5		0.6	ns		
t <sub>COMB</sub>		0.4		0.5		0.6	ns		
t <sub>SU</sub>	0.8		1.1		1.2		ns		
t <sub>H</sub>	0.9		1.1		1.5		ns		
t <sub>PRE</sub>		0.6		0.7		0.8	ns		
t <sub>CLR</sub>		0.6		0.7		0.8	ns		

Table 41. EPF8820A External Timing Parameters									
Symbol			Speed	Grade			Unit		
	А	-2	А	-3	A	-4			
	Min	Max	Min	Max	Min	Max			
t <sub>DRR</sub>		16.0		20.0		25.0	ns		
t <sub>ODH</sub>	1.0		1.0		1.0		ns		

Symbol	Speed Grade							
	A	-2	A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{IOD}$		0.7		0.8		0.9	ns	
t <sub>IOC</sub>		1.7		1.8		1.9	ns	
$t_{IOE}$		1.7		1.8		1.9	ns	
t <sub>IOCO</sub>		1.0		1.0		1.0	ns	
t <sub>IOCOMB</sub>		0.3		0.2		0.1	ns	
t <sub>IOSU</sub>	1.4		1.6		1.8		ns	
t <sub>IOH</sub>	0.0		0.0		0.0		ns	
t <sub>IOCLR</sub>		1.2		1.2		1.2	ns	
t <sub>IN</sub>		1.5		1.6		1.7	ns	
t <sub>OD1</sub>		1.1		1.4		1.7	ns	
t <sub>OD2</sub>		1.6		1.9		2.2	ns	
t <sub>OD3</sub>		4.6		4.9		5.2	ns	
$t_{XZ}$		1.4		1.6		1.8	ns	
$t_{ZX1}$		1.4		1.6		1.8	ns	
$t_{ZX2}$		1.9		2.1		2.3	ns	
$t_{ZX3}$		4.9		5.1		5.3	ns	

Symbol			Speed	Grade			Unit
	A	-2	А	-3	A-4		7
	Min	Max	Min	Max	Min	Max	
t <sub>LABCASC</sub>		0.3		0.3		0.4	ns
t <sub>LABCARRY</sub>		0.3		0.3		0.4	ns
t <sub>LOCAL</sub>		0.5		0.6		0.8	ns
$t_{ROW}$		6.2		6.2		6.2	ns
t <sub>COL</sub>		3.0		3.0		3.0	ns
t <sub>DIN_C</sub>		5.0		5.0		5.5	ns
t <sub>DIN_D</sub>		8.2		8.2		8.7	ns
t <sub>DIN IO</sub>		5.0		5.0		5.5	ns

## Power Consumption

The supply power (P) for FLEX 8000 devices can be calculated with the following equation:

$$P = P_{INT} + P_{IO} = [(I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC}] + P_{IO}$$

Typical  $I_{CCSTANDBY}$  values are shown as  $I_{CC0}$  in Table 11 on page 28 and Table 15 on page 30. The  $P_{IO}$  value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Power for Altera Devices)*. The  $I_{CCACTIVE}$  value depends on the switching frequency and the application logic. This value can be calculated based on the amount of current that each LE typically consumes.

The following equation shows the general formula for calculating  $I_{\text{CCACTIVE}}$ :

$$I_{CCACTIVE} \, = \, K \times f_{MAX} \times N \times tog_{LC} \times \frac{\mu A}{MHz \times LE}$$

The parameters in this equation are shown below:

f<sub>MAX</sub> = Maximum operating frequency in MHz
 N = Total number of logic cells used in the device

tog<sub>LC</sub> = Average percentage of logic cells toggling at each clock

K = Constant, shown in Table 50

Table 50. Values for Constant K					
Device	K				
5.0-V FLEX 8000 devices	75				
3.3-V FLEX 8000 devices	60				

This calculation provides an  $I_{CC}$  estimate based on typical conditions with no output load. The actual  $I_{CC}$  value should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

Figure 20 shows the relationship between  $I_{CC}$  and operating frequency for several LE utilization values.

Pin Name	84-Pin	84-Pin	100-Pin	100-Pin	144-Pin	160-Pin	160-Pin
	PLCC EPF8282A	PLCC EPF8452A EPF8636A	TQFP EPF8282A EPF8282AV	TQFP EPF8452A	TQFP EPF8820A	PGA EPF8452A	PQFP EPF8820A (1)
ADD0	78	76	78	77	106	N3	6
DATA7	3	2	90	89	131	P8	140
DATA6	4	4	91	91	132	P10	139
DATA5	6	6	92	95	133	R12	138
DATA4	7	7	95	96	134	R13	136
DATA3	8	8	97	97	135	P13	135
DATA2	9	9	99	98	137	R14	133
DATA1	13	13	4	4	138	N15	132
DATA0	14	14	5	5	140	K13	129
SDOUT (3)	79	78	79	79	23	P4	97
TDI (4)	55	45 (5)	54	_	96	_	17
TDO (4)	27	27 (5)	18	_	18	_	102
TCK (4), (6)	72	44 (5)	72	_	88	_	27
TMS (4)	20	43 (5)	11	_	86	_	29
TRST (7)	52	52 (8)	50	_	71	_	45
Dedicated	12, 31, 54,	12, 31, 54,	3, 23, 53, 73	3, 24, 53,	9, 26, 82,	C3, D14,	14, 33, 94,
Inputs (10)	73	73		74	99	N2, R15	113
VCCINT	17, 38, 59, 80	17, 38, 59, 80	6, 20, 37, 56, 70, 87	9, 32, 49, 59, 82	8, 28, 70, 90, 111	B2, C4, D3, D8, D12, G3, G12, H4, H13, J3, J12, M4, M7, M9, M13, N12	3, 24, 46, 92, 114, 160
VCCIO	-	_	_	_	16, 40, 60, 69, 91, 112, 122, 141	_	23, 47, 57, 69, 79, 104, 127, 137, 149, 159

Pin Name	160-Pin PQFP EPF8452A	160-Pin PQFP EPF8636A	192-Pin PGA EPF8636A EPF8820A	208-Pin PQFP EPF8636A (1)	208-Pin PQFP EPF8820A (1)	208-Pin PQFP EPF81188A (1)
nSP (2)	120	1	R15	207	207	5
MSELO (2)	117	3	T15	4	4	21
MSEL1 (2)	84	38	Т3	49	49	33
nSTATUS (2)	37	83	B3	108	108	124
nCONFIG (2)	40	81	C3	103	103	107
DCLK (2)	1	120	C15	158	158	154
CONF_DONE (2)	4	118	B15	153	153	138
nWS	30	89	C5	114	114	118
nRS	71	50	B5	66	116	121
RDCLK	73	48	C11	64	137	137
nCS	29	91	B13	116	145	142
CS	27	93	A16	118	148	144
RDYnBUSY	125	155	A8	201	127	128
CLKUSR	76	44	A10	59	134	134
ADD17	78	43	R5	57	43	46
ADD16	91	33	U3	43	42	45
ADD15	92	31	T5	41	41	44
ADD14	94	29	U4	39	40	39
ADD13	95	27	R6	37	39	37
ADD12	96	24	T6	31	35	36
ADD11	97	23	R7	30	33	31
ADD10	98	22	T7	29	31	30
ADD9	99	21	Т8	28	29	29
ADD8	101	20	U9	24	25	26
ADD7	102	19	U10	23	23	25
ADD6	103	18	U11	22	21	24
ADD5	104	17	U12	21	19	18
ADD4	105	13	R12	14	14	17
ADD3	106	11	U14	12	13	16
ADD2	109	9	U15	10	11	10
ADD1	110	7	R13	8	10	9
ADD0	123	157	U16	203	9	8
DATA7	144	137	H17	178	178	177
DATA6	150	132	G17	172	176	175
DATA5	152	129	F17	169	174	172

Pin Name	225-Pin BGA	232-Pin PGA	240-Pin PQFP	240-Pin PQFP	280-Pin PGA	304-Pin RQFP
	EPF8820A	EPF81188A	EPF81188A	EPF81500A	EPF81500A	EPF81500A
nSP <i>(2)</i>	A15	C14	237	237	W1	304
MSEL0 (2)	B14	G15	21	19	N1	26
MSEL1 (2)	R15	L15	40	38	H3	51
nSTATUS (2)	P2	L3	141	142	G19	178
nCONFIG (2)	R1	R4	117	120	B18	152
DCLK (2)	B2	C4	184	183	U18	230
CONF_DONE (2)	A1	G3	160	161	M16	204
nWS	L4	P1	133	134	F18	167
nRS	K5	N1	137	138	G18	171
RDCLK	F1	G2	158	159	M17	202
nCS	D1	E2	166	167	N16	212
CS	C1	E3	169	170	N18	215
RDYnBUSY	J3	K2	146	147	J17	183
CLKUSR	G2	H2	155	156	K19	199
ADD17	M14	R15	58	56	E3	73
ADD16	L12	T17	56	54	E2	71
ADD15	M15	P15	54	52	F4	69
ADD14	L13	M14	47	45	G1	60
ADD13	L14	M15	45	43	H2	58
ADD12	K13	M16	43	41	H1	56
ADD11	K15	K15	36	34	J3	47
ADD10	J13	K17	34	32	K3	45
ADD9	J15	J14	32	30	K4	43
ADD8	G14	J15	29	27	L1	34
ADD7	G13	H17	27	25	L2	32
ADD6	G11	H15	25	23	M1	30
ADD5	F14	F16	18	16	N2	20
ADD4	E13	F15	16	14	N3	18
ADD3	D15	F14	14	12	N4	16
ADD2	D14	D15	7	5	U1	8
ADD1	E12	B17	5	3	U2	6
ADD0	C15	C15	3	1	V1	4
DATA7	A7	A7	205	199	W13	254
DATA6	D7	D8	203	197	W14	252
DATA5	A6	B7	200	196	W15	250

#### Notes to tables:

- (1) Perform a complete thermal analysis before committing a design to this device package. See *Application Note 74* (Evaluating Power for Altera Devices) for more information.
- (2) This pin is a dedicated pin and is not available as a user I/O pin.
- (3) SDOUT will drive out during configuration. After configuration, it may be used as a user I/O pin. By default, the MAX+PLUS II software will not use SDOUT as a user I/O pin; the user can override the MAX+PLUS II software and use SDOUT as a user I/O pin.
- (4) If the device is not configured to use the JTAG BST circuitry, this pin is available as a user I/O pin.
- (5) JTAG pins are available for EPF8636A devices only. These pins are dedicated user I/O pins.
- (6) If this pin is used as an input in user mode, ensure that it does not toggle before or during configuration.
- (7) TRST is a dedicated input pin for JTAG use. This pin must be grounded if JTAG BST is not used.
- (8) Pin 52 is a V<sub>CC</sub> pin on EPF8452A devices only.
- (9) The user I/O pin count includes dedicated input pins and all I/O pins.
- (10) Unused dedicated inputs should be tied to ground on the board.
- (11) SDOUT does not exist in the EPF8636GC192 device.
- (12) These pins are no connect (N.C.) pins for EPF8636A devices only. They are user I/O pins in EPF8820A devices.
- (13) EPF8636A devices have 132 user I/O pins; EPF8820A devices have 148 user I/O pins.
- (14) For EPF81500A devices, these pins are dedicated JTAG pins and are not available as user I/O pins. If JTAG BST is not used, TDI, TCK, TMS, and TRST should be tied to GND.

# Revision History

The information contained in the *FLEX 8000 Programmable Logic Device Family Data Sheet* version 11.1 supersedes information published in previous versions. The *FLEX 8000 Programmable Logic Device Family Data Sheet* version 11.1 contains the following change: minor textual updates.