E·XFL

Intel - EPF8282ATC100-4 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	26
Number of Logic Elements/Cells	208
Total RAM Bits	-
Number of I/O	78
Number of Gates	2500
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf8282atc100-4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

JTAG BST circuitry	Yes	No	Yes	Yes	No	Yes

...and More Features

Peripheral register for fast setup and clock-to-output delay
 Fabricated on an educated CDAM succession

- Fabricated on an advanced SRAM process
 - Available in a variety of packages with 84 to 304 pins (see Table 2)
 Software design support and automatic place-and-route provided by the Altera[®] MAX+PLUS[®] II development system for Windows-based PCs, as well as Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations
 - Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and Veribest

Table 2. FLE	Table 2. FLEX 8000 Package Options & I/O Pin Count Note (1)											
Device	84- Pin PLCC	100- Pin TQFP	144- Pin TQFP	160- Pin PQFP	160- Pin PGA	192- Pin PGA	208- Pin PQFP	225- Pin BGA	232- Pin PGA	240- Pin PQFP	280- Pin PGA	304- Pin RQFP
EPF8282A	68	78										
EPF8282AV		78										
EPF8452A	68	68		120	120							
EPF8636A	68			118		136	136					
EPF8820A			112	120		152	152	152				
EPF81188A							148		184	184		
EPF81500A										181	208	208

Note:

(1) FLEX 8000 device package types include plastic J-lead chip carrier (PLCC), thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), ball-grid array (BGA), and pin-grid array (PGA) packages.

General Description

Altera's Flexible Logic Element MatriX (FLEX[®]) family combines the benefits of both erasable programmable logic devices (EPLDs) and fieldprogrammable gate arrays (FPGAs). The FLEX 8000 device family is ideal for a variety of applications because it combines the fine-grained architecture and high register count characteristics of FPGAs with the high speed and predictable interconnect delays of EPLDs. Logic is implemented in LEs that include compact 4-input look-up tables (LUTs) and programmable registers. High performance is provided by a fast, continuous network of routing resources. FLEX 8000 devices contain an optimized microprocessor interface that permits the microprocessor to configure FLEX 8000 devices serially, in parallel, synchronously, or asynchronously. The interface also enables the microprocessor to treat a FLEX 8000 device as memory and configure the device by writing to a virtual memory location, making it very easy for the designer to create configuration software.

The FLEX 8000 family is supported by Altera's MAX+PLUS II development system, a single, integrated package that offers schematic, text—including the Altera Hardware Description Language (AHDL), VHDL, and Verilog HDL—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The MAX+PLUS II software provides EDIF 2 0 0 and 3 0 0, library of parameterized modules (LPM), VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industrystandard PC- and UNIX workstation-based EDA tools. The MAX+PLUS II software runs on Windows-based PCs and Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations.

The MAX+PLUS II software interfaces easily with common gate array EDA tools for synthesis and simulation. For example, the MAX+PLUS II software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the MAX+PLUS II software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the MAX+PLUS II development system includes DesignWare functions that are optimized for the FLEX 8000 architecture.



Functional Description For more information on the MAX+PLUS II software, go to the *MAX+PLUS II Programmable Logic Development System & Software Data Sheet*.

The FLEX 8000 architecture incorporates a large matrix of compact building blocks called logic elements (LEs). Each LE contains a 4-input LUT that provides combinatorial logic capability and a programmable register that offers sequential logic capability. The fine-grained structure of the LE provides highly efficient logic implementation.

Eight LEs are grouped together to form a logic array block (LAB). Each FLEX 8000 LAB is an independent structure with common inputs, interconnections, and control signals. The LAB architecture provides a coarse-grained structure for high device performance and easy routing.

The MAX+PLUS II Compiler can create cascade chains automatically during design processing; designers can also insert cascade chain logic manually during design entry. Cascade chains longer than eight LEs are automatically implemented by linking LABs together. The last LE of an LAB cascades to the first LE of the next LAB.

Figure 5 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. For a device with an A-2 speed grade, the LE delay is 2.4 ns; the cascade chain delay is 0.6 ns. With the cascade chain, 4.2 ns is needed to decode a 16-bit address.




Figure 5. FLEX 8000 Cascade Chain Operation

LE Operating Modes

The FLEX 8000 LE can operate in one of four modes, each of which uses LE resources differently. See Figure 6. In each mode, seven of the ten available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. The three remaining inputs to the LE provide clock, clear, and preset control for the register. The MAX+PLUS II software automatically chooses the appropriate mode for each application. Design performance can also be enhanced by designing for the operating mode that supports the desired application.

Each LE in an LAB can drive up to two separate column interconnect channels. Therefore, all 16 available column channels can be driven by the LAB. The column channels run vertically across the entire device, and share access to LABs in the same column but in different rows. The MAX+PLUS II Compiler chooses which LEs must be connected to a column channel. A row interconnect channel can be fed by the output of the LE or by two column channels. These three signals feed a multiplexer that connects to a specific row channel. Each LE is connected to one 3-to-1 multiplexer. In an LAB, the multiplexers provide all 16 column channels with access to 8 row channels.

Each column of LABs has a dedicated column interconnect that routes signals out of the LABs into the column. The column interconnect can then drive I/O pins or feed into the row interconnect to route the signals to other LABs in the device. A signal from the column interconnect, which can be either the output of an LE or an input from an I/O pin, must transfer to the row interconnect before it can enter an LAB. Table 4 summarizes the FastTrack Interconnect resources available in each FLEX 8000 device.

Table 4. FLE	Table 4. FLEX 8000 FastTrack Interconnect Resources									
Device	Rows	Channels per Row	Columns	Channels per Column						
EPF8282A EPF8282AV	2	168	13	16						
EPF8452A	2	168	21	16						
EPF8636A	3	168	21	16						
EPF8820A	4	168	21	16						
EPF81188A	6	168	21	16						
EPF81500A	6	216	27	16						

Figure 9 shows the interconnection of four adjacent LABs, with row, column, and local interconnects, as well as the associated cascade and carry chains.




Figure 12. FLEX 8000 Column-to-IOE Connections


In addition to general-purpose I/O pins, FLEX 8000 devices have four dedicated input pins. These dedicated inputs provide low-skew, device-wide signal distribution, and are typically used for global clock, clear, and preset control signals. The signals from the dedicated inputs are available as control signals for all LABs and I/O elements in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device.

Signals enter the FLEX 8000 device either from the I/O pins that provide general-purpose input capability or from the four dedicated inputs. The IOEs are located at the ends of the row and column interconnect channels.

I/O pins can be used as input, output, or bidirectional pins. Each I/O pin has a register that can be used either as an input register for external data that requires fast setup times, or as an output register for data that requires fast clock-to-output performance. The MAX+PLUS II Compiler uses the programmable inversion option to invert signals automatically from the row and column interconnect when appropriate.

The clock, clear, and output enable controls for the IOEs are provided by a network of I/O control signals. These signals can be supplied by either the dedicated input pins or by internal logic. The IOE control-signal paths are designed to minimize the skew across the device. All control-signal sources are buffered onto high-speed drivers that drive the signals around the periphery of the device. This "peripheral bus" can be configured to provide up to four output enable signals (10 in EPF81500A devices), and up to two clock or clear signals. Figure 13 on page 22 shows how two output enable signals are shared with one clock and one clear signal. The signals for the peripheral bus can be generated by any of the four dedicated inputs or signals on the row interconnect channels, as shown in Figure 13. The number of row channels in a row that can drive the peripheral bus correlates to the number of columns in the FLEX 8000 device. EPF8282A and EPF8282AV devices use 13 channels; EPF8452A, EPF8636A, EPF8820A, and EPF81188A devices use 21 channels; and EPF81500A devices use 27 channels. The first LE in each LAB is the source of the row channel signal. The six peripheral control signals (12 in EPF81500A devices) can be accessed by each IOE.

Figure 13. FLEX 8000 Peripheral Bus



Numbers in parentheses are for EPF81500A devices.

Note:

- (1) n = 13 for EPF8282A and EPF8282AV devices.
 - *n* = 21 for EPF8452A, EPF8636A, EPF8820A, and EPF81188A devices.
 - n = 27 for EPF81500A devices.

MultiVolt I/O Interface

The FLEX 8000 device architecture supports the MultiVolt I/O interface feature, which allows EPF81500A, EPF81188A, EPF8820A, and EPF8636A devices to interface with systems with differing supply voltages. These devices in all packages—except for EPF8636A devices in 84-pin PLCC packages—can be set for 3.3-V or 5.0-V I/O pin operation. These devices have one set of V_{CC} pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCINT pins must always be connected to a 5.0-V power supply. With a 5.0-V V_{CCINT} level, input voltages are at TTL levels and are therefore compatible with 3.3-V and 5.0-V inputs.

The VCCIO pins can be connected to either a 3.3-V or 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 5.0-V power supply, the output levels are compatible with 5.0-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V_{CCIO} levels lower than 4.75 V incur a nominally greater timing delay of t_{OD2} instead of t_{OD1} . See Table 8 on page 26.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

The EPF8282A, EPF8282AV, EPF8636A, EPF8820A, and EPF81500A devices provide JTAG BST circuitry. FLEX 8000 devices with JTAG circuitry support the JTAG instructions shown in Table 6.

Table 6. EPF8282A,	Table 6. EPF8282A, EPF8282AV, EPF8636A, EPF8820A & EPF81500A JTAG Instructions						
JTAG Instruction	Description						
SAMPLE/PRELOAD	Allows a snapshot of the signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.						
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.						
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through the selected device to adjacent devices during normal device operation.						

The instruction register length for FLEX 8000 devices is three bits. Table 7 shows the boundary-scan register length for FLEX 8000 devices.

able 7. FLEX 8000 Boundary-Scan Register Length					
Device	PF8282A, EPF8282AV 273				
EPF8282A, EPF8282AV	273				
EPF8636A	417				
EPF8820A	465				
EPF81500A	645				

FLEX 8000 devices that support JTAG include weak pull-ups on the JTAG pins. Figure 14 shows the timing requirements for the JTAG signals.

Figure 14. EPF8282A, EPF8282AV, EPF8636A, EPF8820A & EPF81500A JTAG Waveforms




Table 8 shows the timing parameters and values for EPF8282A, EPF8282AV, EPF8636A, EPF8820A, and EPF81500A devices.

Symbol	Parameter	EPF82 EPF82 EPF80 EPF80 EPF82 EPF82	Unit	
		Min	Мах	
t _{JCP}	TCK clock period	100		ns
t _{JCH}	TCK clock high time	50		ns
t _{JCL}	TCK clock low time	50		ns
t _{JPSU}	JTAG port setup time	20		ns
t _{JPH}	JTAG port hold time	45		ns
t _{JPCO}	JTAG port clock to output		25	ns
t _{JPZX}	JTAG port high-impedance to valid output		25	ns
t _{JPXZ}	JTAG port valid output to high-impedance		25	ns
t _{JSSU}	Capture register setup time	20		ns
t _{JSH}	Capture register hold time	45		ns
t _{JSCO}	Update register clock to output		35	ns
t _{JSZX}	Update register high-impedance to valid output		35	ns
t _{JSXZ}	Update register valid output to high-impedance		35	ns

For detailed information on JTAG operation in FLEX 8000 devices, refer to *Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)*.

Generic Testing

Each FLEX 8000 device is functionally tested and specified by Altera. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% configuration yield. AC test measurements for FLEX 8000 devices are made under conditions equivalent to those shown in Figure 15. Designers can use multiple test patterns to configure devices during all stages of the production flow.





Figure 16. Output Drive Characteristics of 5.0-V FLEX 8000 Devices (Except EPF8282A)

Figure 17 shows the typical output drive characteristics of 5.0-V EPF8282A devices. The output driver is compliant with *PCI Local Bus Specification, Revision 2.2.*






Figure 18 shows the typical output drive characteristics of EPF8282AV devices.

Table 17. F	Table 17. FLEX 8000 Internal Timing Parameters Note (1)						
Symbol	Parameter						
t _{IOD}	IOE register data delay						
t _{IOC}	IOE register control signal delay						
t _{IOE}	Output enable delay						
t _{IOCO}	IOE register clock-to-output delay						
t _{IOCOMB}	IOE combinatorial delay						
t _{IOSU}	IOE register setup time before clock; IOE register recovery time after asynchronous clear						
t _{IOH}	IOE register hold time after clock						
t _{IOCLR}	IOE register clear delay						
t _{IN}	Input pad and buffer delay						
t _{OD1}	Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = 5.0 \text{ V C1} = 35 \text{ pF}$ (2)						
t _{OD2}	Output buffer and pad delay, slow slew rate = off, V_{CCIO} = 3.3 V C1 = 35 pF (2)						
t _{OD3}	Output buffer and pad delay, slow slew rate = on, C1 = 35 pF (3)						
t _{XZ}	Output buffer disable delay, C1 = 5 pF						
t _{ZX1}	Output buffer enable delay, slow slew rate = off, V_{CCIO} = 5.0 V, C1 = 35 pF (2)						
t _{ZX2}	Output buffer enable delay, slow slew rate = off, V_{CCIO} = 3.3 V, C1 = 35 pF (2)						
t _{ZX3}	Output buffer enable delay, slow slew rate = on, C1 = 35 pF (3)						

Symbol	Parameter
t _{LUT}	LUT delay for data-in
t _{CLUT}	LUT delay for carry-in
t _{RLUT}	LUT delay for LE register feedback
t _{GATE}	Cascade gate delay
t _{CASC}	Cascade chain routing delay
t _{CICO}	Carry-in to carry-out delay
t _{CGEN}	Data-in to carry-out delay
t _{CGENR}	LE register feedback to carry-out delay
t _C	LE register control signal delay
t _{CH}	LE register clock high time
t _{CL}	LE register clock low time
t _{CO}	LE register clock-to-output delay
t _{COMB}	Combinatorial delay
t _{SU}	LE register setup time before clock; LE register recovery time after asynchronous preset, clear, or load
t _H	LE register hold time after clock
t _{PRE}	LE register preset delay
t _{CLR}	LE register clear delay

Altera Corporation

Symbol			Speed	Grade			Unit
	A-2		A	-3	Α		
	Min	Max	Min	Max	Min	Max	
t _{LABCASC}		0.3		0.3		0.4	ns
t _{LABCARRY}		0.3		0.3		0.4	ns
t _{LOCAL}		0.5		0.6		0.8	ns
t _{ROW}		4.2		4.2		4.2	ns
t _{COL}		2.5		2.5		2.5	ns
t _{DIN_C}		5.0		5.0		5.5	ns
t _{DIN_D}		7.2		7.2		7.2	ns
t _{DIN IO}		5.0		5.0		5.5	ns

Symbol	Speed Grade							
	A-2		A	-3	A	-4		
	Min	Max	Min	Мах	Min	Max		
t _{IOD}		0.7		0.8		0.9	ns	
t _{IOC}		1.7		1.8		1.9	ns	
t _{IOE}		1.7		1.8		1.9	ns	
t _{IOCO}		1.0		1.0		1.0	ns	
t _{IOCOMB}		0.3		0.2		0.1	ns	
t _{IOSU}	1.4		1.6		1.8		ns	
t _{IOH}	0.0		0.0		0.0		ns	
t _{IOCLR}		1.2		1.2		1.2	ns	
t _{IN}		1.5		1.6		1.7	ns	
t _{OD1}		1.1		1.4		1.7	ns	
t _{OD2}		-		-		-	ns	
t _{OD3}		4.6		4.9		5.2	ns	
t _{XZ}		1.4		1.6		1.8	ns	
t _{ZX1}		1.4		1.6		1.8	ns	
t _{ZX2}		-		-		-	ns	
t _{ZX3}		4.9		5.1		5.3	ns	

Table 31. EPF8452A Interconnect Timing Parameters

Symbol		Speed Grade								
	A	-2	A-3		A	-4				
	Min	Max	Min	Max	Min	Max	1			
t _{LABCASC}		0.3		0.4		0.4	ns			
t _{LABCARRY}		0.3		0.4		0.4	ns			
t _{LOCAL}		0.5		0.5		0.7	ns			
t _{ROW}		5.0		5.0		5.0	ns			
t _{COL}		3.0		3.0		3.0	ns			
t _{DIN_C}		5.0		5.0		5.5	ns			
t _{DIN_D}		7.0		7.0		7.5	ns			
t _{DIN_IO}		5.0		5.0		5.5	ns			

٦

Symbol	Speed Grade									
	A-2		A-3		A-4		1			
	Min	Max	Min	Max	Min	Max				
t _{LUT}		2.0		2.3		3.0	ns			
t _{CLUT}		0.0		0.2		0.1	ns			
t _{RLUT}		0.9		1.6		1.6	ns			
t _{GATE}		0.0		0.0		0.0	ns			
t _{CASC}		0.6		0.7		0.9	ns			
t _{CICO}		0.4		0.5		0.6	ns			
t _{CGEN}		0.4		0.9		0.8	ns			
t _{CGENR}		0.9		1.4		1.5	ns			
t _C		1.6		1.8		2.4	ns			
t _{CH}	4.0		4.0		4.0		ns			
t _{CL}	4.0		4.0		4.0		ns			
t _{CO}		0.4		0.5		0.6	ns			
t _{COMB}		0.4		0.5		0.6	ns			
t _{SU}	0.8		1.0		1.1		ns			
t _H	0.9		1.1		1.4		ns			
t _{PRE}		0.6		0.7		0.8	ns			
t _{CLR}		0.6		0.7		0.8	ns			

Table 33. EPF8452A External Timing Parameters

Symbol		Speed Grade								
	A	-2	A	-3	A	-4				
	Min	Max	Min	Max	Min	Мах				
t _{DRR}		16.0		20.0		25.0	ns			
t _{oDH}	1.0		1.0		1.0		ns			

Symbol	Speed Grade									
	A-2		A	-3	A	1				
	Min	Max	Min	Max	Min	Max				
t _{LUT}		2.0		2.3		3.0	ns			
t _{CLUT}		0.0		0.2		0.1	ns			
t _{RLUT}		0.9		1.6		1.6	ns			
t _{GATE}		0.0		0.0		0.0	ns			
t _{CASC}		0.6		0.7		0.9	ns			
t _{CICO}		0.4		0.5		0.6	ns			
t _{CGEN}		0.4		0.9		0.8	ns			
t _{CGENR}		0.9		1.4		1.5	ns			
t _C		1.6		1.8		2.4	ns			
t _{CH}	4.0		4.0		4.0		ns			
t _{CL}	4.0		4.0		4.0		ns			
t _{CO}		0.4		0.5		0.6	ns			
t _{COMB}		0.4		0.5		0.6	ns			
t _{SU}	0.8		1.0		1.1		ns			
t _H	0.9		1.1		1.4		ns			
t _{PRE}		0.6		0.7		0.8	ns			
t _{CLR}		0.6		0.7		0.8	ns			

Table 37. EPF8636A External Timing Parameters

Symbol	Speed Grade								
	A	-2	A	-3	A	-4			
	Min	Max	Min	Max	Min	Max			
t _{DRR}		16.0		20.0		25.0	ns		
t _{ODH}	1.0		1.0		1.0		ns		

Symbol	Speed Grade								
	A-2		A-3		A-4		1		
	Min	Max	Min	Max	Min	Max			
t _{IOD}		0.7		0.8		0.9	ns		
t _{IOC}		1.7		1.8		1.9	ns		
t _{IOE}		1.7		1.8		1.9	ns		
t _{IOCO}		1.0		1.0		1.0	ns		
t _{IOCOMB}		0.3		0.2		0.1	ns		
t _{IOSU}	1.4		1.6		1.8		ns		
t _{IOH}	0.0		0.0		0.0		ns		
t _{IOCLR}		1.2		1.2		1.2	ns		
t _{IN}		1.5		1.6		1.7	ns		
t _{OD1}		1.1		1.4		1.7	ns		
t _{OD2}		1.6		1.9		2.2	ns		
t _{OD3}		4.6		4.9		5.2	ns		
t _{XZ}		1.4		1.6		1.8	ns		
t _{ZX1}		1.4		1.6		1.8	ns		
t _{ZX2}		1.9		2.1		2.3	ns		
t _{ZX3}		4.9		5.1		5.3	ns		


Symbol			Speed	Grade			Unit
	A-2		A-3		A-4		
	Min	Max	Min	Max	Min	Max	
t _{LABCASC}		0.3		0.3		0.4	ns
t _{LABCARRY}		0.3		0.3		0.4	ns
t _{LOCAL}		0.5		0.6		0.8	ns
t _{ROW}		5.0		5.0		5.0	ns
t _{COL}		3.0		3.0		3.0	ns
t _{DIN_C}		5.0		5.0		5.5	ns
t _{DIN_D}		7.0		7.0		7.5	ns
t _{DIN IO}		5.0		5.0		5.5	ns

Γ

٦

Symbol	Speed Grade								
	A-2		A	A-3		-4			
	Min	Max	Min	Max	Min	Max			
t _{LUT}		2.0		2.5		3.2	ns		
t _{CLUT}		0.0		0.0		0.0	ns		
t _{RLUT}		0.9		1.1		1.5	ns		
t _{GATE}		0.0		0.0		0.0	ns		
t _{CASC}		0.6		0.7		0.9	ns		
t _{CICO}		0.4		0.5		0.6	ns		
t _{CGEN}		0.4		0.5		0.7	ns		
t _{CGENR}		0.9		1.1		1.5	ns		
t _C		1.6		2.0		2.5	ns		
t _{CH}	4.0		4.0		4.0		ns		
t _{CL}	4.0		4.0		4.0		ns		
t _{CO}		0.4		0.5		0.6	ns		
t _{COMB}		0.4		0.5		0.6	ns		
t _{SU}	0.8		1.1		1.2		ns		
t _H	0.9		1.1		1.5		ns		
t _{PRE}		0.6		0.7		0.8	ns		
t _{CLR}		0.6		0.7		0.8	ns		

Table 41. EPF882	20A External T	iming Parame	ters							
Symbol		Speed Grade								
	A-2		A-3		A-4					
	Min	Max	Min	Max	Min	Max	1			
t _{DRR}		16.0		20.0		25.0	ns			
t _{ODH}	1.0		1.0		1.0		ns			





Configuration & Operation



The FLEX 8000 architecture supports several configuration schemes to load a design into the device(s) on the circuit board. This section summarizes the device operating modes and available device configuration schemes.

For more information, go to *Application Note 33* (*Configuring FLEX 8000 Devices*) and *Application Note 38* (*Configuring Multiple FLEX 8000 Devices*).

Altera Corporation

Device Pin-Outs

Tables 52 through 54 show the pin names and numbers for the dedicated pins in each FLEX 8000 device package.

Table 52. FLEX	8000 84-, 100	-, 144- & 160)-Pin Package	Pin-Outs (P	art 1 of 3)		
Pin Name	84-Pin PLCC EPF8282A	84-Pin PLCC EPF8452A EPF8636A	100-Pin TQFP EPF8282A EPF8282AV	100-Pin TQFP EPF8452A	144-Pin TQFP EPF8820A	160-Pin PGA EPF8452A	160-Pin PQFP EPF8820A (1)
nSP (2)	75	75	75	76	110	R1	1
MSELO (2)	74	74	74	75	109	P2	2
MSEL1 (2)	53	53	51	51	72	A1	44
nSTATUS (2)	32	32	24	25	37	C13	82
nCONFIG (2)	33	33	25	26	38	A15	81
dclk (2)	10	10	100	100	143	P14	125
CONF_DONE (2)	11	11	1	1	144	N13	124
nWS	30	30	22	23	33	F13	87
nRS	48	48	42	45	31	C6	89
RDCLK	49	49	45	46	12	B5	110
nCS	29	29	21	22	4	D15	118
CS	28	28	19	21	3	E15	121
RDYnBUSY	77	77	77	78	20	P3	100
CLKUSR	50	50	47	47	13	C5	107
ADD17	51	51	49	48	75	B4	40
ADD16	36	55	28	54	76	E2	39
ADD15	56	56	55	55	77	D1	38
ADD14	57	57	57	57	78	E1	37
ADD13	58	58	58	58	79	F3	36
ADD12	60	60	59	60	83	F2	32
ADD11	61	61	60	61	85	F1	30
ADD10	62	62	61	62	87	G2	28
ADD9	63	63	62	64	89	G1	26
ADD8	64	64	64	65	92	H1	22
ADD7	65	65	65	66	94	H2	20
ADD6	66	66	66	67	95	J1	18
ADD5	67	67	67	68	97	J2	16
ADD4	69	69	68	70	102	K2	11
ADD3	70	70	69	71	103	K1	10
ADD2	71	71	71	72	104	K3	8
ADD1	76	72	76	73	105	M1	7

FLEX 8000 Programmable Logic Device Family Data Sheet

Notes to tables:

- Perform a complete thermal analysis before committing a design to this device package. See Application Note 74 (Evaluating Power for Altera Devices) for more information.
- (2) This pin is a dedicated pin and is not available as a user I/O pin.
- (3) SDOUT will drive out during configuration. After configuration, it may be used as a user I/O pin. By default, the MAX+PLUS II software will not use SDOUT as a user I/O pin; the user can override the MAX+PLUS II software and use SDOUT as a user I/O pin.
- (4) If the device is not configured to use the JTAG BST circuitry, this pin is available as a user I/O pin.
- (5) JTAG pins are available for EPF8636A devices only. These pins are dedicated user I/O pins.
- (6) If this pin is used as an input in user mode, ensure that it does not toggle before or during configuration.
- (7) TRST is a dedicated input pin for JTAG use. This pin must be grounded if JTAG BST is not used.
- (8) Pin 52 is a V_{CC} pin on EPF8452A devices only.
- (9) The user I/O pin count includes dedicated input pins and all I/O pins.
- (10) Unused dedicated inputs should be tied to ground on the board.
- (11) SDOUT does not exist in the EPF8636GC192 device.
- (12) These pins are no connect (N.C.) pins for EPF8636A devices only. They are user I/O pins in EPF8820A devices.
- (13) EPF8636A devices have 132 user I/O pins; EPF8820A devices have 148 user I/O pins.
- (14) For EPF81500A devices, these pins are dedicated JTAG pins and are not available as user I/O pins. If JTAG BST is not used, TDI, TCK, TMS, and TRST should be tied to GND.

Revision History The information contained in the *FLEX 8000 Programmable Logic Device Family Data Sheet* version 11.1 supersedes information published in previous versions. The *FLEX 8000 Programmable Logic Device Family Data Sheet* version 11.1 contains the following change: minor textual updates.