



Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	26
Number of Logic Elements/Cells	208
Total RAM Bits	-
Number of I/O	78
Number of Gates	2500
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf8282atc100-4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### ...and More Features

- Peripheral register for fast setup and clock-to-output delay
- Fabricated on an advanced SRAM process
- Available in a variety of packages with 84 to 304 pins (see Table 2)
- Software design support and automatic place-and-route provided by the Altera® MAX+PLUS® II development system for Windows-based PCs, as well as Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and Veribest

Table 2. FLE.	Table 2. FLEX 8000 Package Options & I/O Pin Count Note (1)											
Device	84- Pin PLCC	100- Pin TQFP	144- Pin TQFP	160- Pin PQFP	160- Pin PGA	192- Pin PGA	208- Pin PQFP	225- Pin BGA	232- Pin PGA	240- Pin PQFP	280- Pin PGA	304- Pin RQFP
EPF8282A	68	78										
EPF8282AV		78										
EPF8452A	68	68		120	120							
EPF8636A	68			118		136	136					
EPF8820A			112	120		152	152	152				
EPF81188A							148		184	184		
EPF81500A										181	208	208

#### Note:

# General Description

Altera's Flexible Logic Element MatriX (FLEX®) family combines the benefits of both erasable programmable logic devices (EPLDs) and field-programmable gate arrays (FPGAs). The FLEX 8000 device family is ideal for a variety of applications because it combines the fine-grained architecture and high register count characteristics of FPGAs with the high speed and predictable interconnect delays of EPLDs. Logic is implemented in LEs that include compact 4-input look-up tables (LUTs) and programmable registers. High performance is provided by a fast, continuous network of routing resources.

<sup>(1)</sup> FLEX 8000 device package types include plastic J-lead chip carrier (PLCC), thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), ball-grid array (BGA), and pin-grid array (PGA) packages.

FLEX 8000 devices provide a large number of storage elements for applications such as digital signal processing (DSP), wide-data-path manipulation, and data transformation. These devices are an excellent choice for bus interfaces, TTL integration, coprocessor functions, and high-speed controllers. The high-pin-count packages can integrate multiple 32-bit buses into a single device. Table 3 shows FLEX 8000 performance and LE requirements for typical applications.

Table 3. FLEX 8000 Performance									
Application	LEs Used		Units						
		A-2	A-3	A-4					
16-bit loadable counter	16	125	95	83	MHz				
16-bit up/down counter	16	125	95	83	MHz				
24-bit accumulator	24	87	67	58	MHz				
16-bit address decode	4	4.2	4.9	6.3	ns				
16-to-1 multiplexer	10	6.6	7.9	9.5	ns				

All FLEX 8000 device packages provide four dedicated inputs for synchronous control signals with large fan-outs. Each I/O pin has an associated register on the periphery of the device. As outputs, these registers provide fast clock-to-output times; as inputs, they offer quick setup times.

The logic and interconnections in the FLEX 8000 architecture are configured with CMOS SRAM elements. FLEX 8000 devices are configured at system power-up with data stored in an industry-standard parallel EPROM or an Altera serial configuration devices, or with data provided by a system controller. Altera offers the EPC1, EPC1213, EPC1064, and EPC1441 configuration devices, which configure FLEX 8000 devices via a serial data stream. Configuration data can also be stored in an industry-standard 32 K  $\times$  8 bit or larger configuration device, or downloaded from system RAM. After a FLEX 8000 device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 100 ms, real-time changes can be made during system operation. For information on how to configure FLEX 8000 devices, go to the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Application Note 33 (Configuring FLEX 8000 Devices)
- Application Note 38 (Configuring Multiple FLEX 8000 Devices)

The FLEX 8000 architecture provides two dedicated high-speed data paths—carry chains and cascade chains—that connect adjacent LEs without using local interconnect paths. The carry chain supports high-speed counters and adders; the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in an LAB and all LABs in the same row. Heavy use of carry and cascade chains can reduce routing flexibility. Therefore, the use of carry and cascade chains should be limited to speed-critical portions of a design.

### Carry Chain

The carry chain provides a very fast (less than 1 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit moves forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 8000 architecture to implement high-speed counters and adders of arbitrary width. The MAX+PLUS II Compiler can create carry chains automatically during design processing; designers can also insert carry chain logic manually during design entry.

Figure 4 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register is typically bypassed for simple adders, but can be used for an accumulator function. Another portion of the LUT and the carry chain logic generate the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to another LE, where it can be used as a general-purpose signal. In addition to mathematical functions, carry chain logic supports very fast counters and comparators.





Figure 4. FLEX 8000 Carry Chain Operation

### Cascade Chain


With the cascade chain, the FLEX 8000 architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a delay as low as 0.6 ns per LE.

Figure 6. FLEX 8000 LE Operating Modes


### **Normal Mode**



### **Arithmetic Mode**



### **Up/Down Counter Mode**



### **Clearable Counter Mode**







Figure 7. FLEX 8000 LE Asynchronous Clear & Preset Modes




# Asynchronous Clear & Preset LABCTRL1 PRN




### **Asynchronous Load with Clear**



### **Asynchronous Load with Preset**



### **Asynchronous Load without Clear or Preset**



Each LE in an LAB can drive up to two separate column interconnect channels. Therefore, all 16 available column channels can be driven by the LAB. The column channels run vertically across the entire device, and share access to LABs in the same column but in different rows. The MAX+PLUS II Compiler chooses which LEs must be connected to a column channel. A row interconnect channel can be fed by the output of the LE or by two column channels. These three signals feed a multiplexer that connects to a specific row channel. Each LE is connected to one 3-to-1 multiplexer. In an LAB, the multiplexers provide all 16 column channels with access to 8 row channels.


Each column of LABs has a dedicated column interconnect that routes signals out of the LABs into the column. The column interconnect can then drive I/O pins or feed into the row interconnect to route the signals to other LABs in the device. A signal from the column interconnect, which can be either the output of an LE or an input from an I/O pin, must transfer to the row interconnect before it can enter an LAB. Table 4 summarizes the FastTrack Interconnect resources available in each FLEX 8000 device.

Table 4. FLEX 8000 FastTrack Interconnect Resources								
Device	Rows	Channels per Row	Columns	Channels per Column				
EPF8282A EPF8282AV	2	168	13	16				
EPF8452A	2	168	21	16				
EPF8636A	3	168	21	16				
EPF8820A	4	168	21	16				
EPF81188A	6	168	21	16				
EPF81500A	6	216	27	16				

Figure 9 shows the interconnection of four adjacent LABs, with row, column, and local interconnects, as well as the associated cascade and carry chains.

Figure 11. FLEX 8000 Row-to-IOE Connections

Numbers in parentheses are for EPF81500A devices. See Note (1).



#### Note:

- (1) n = 13 for EPF8282A and EPF8282AV devices.
  - *n* = 21 for EPF8452A, EPF8636A, EPF8820A, and EPF81188A devices.
  - n = 27 for EPF81500A devices.

### Column-to-IOE Connections

Two IOEs are located at the top and bottom of the column channels (see Figure 12). When an IOE is used as an input, it can drive up to two separate column channels. The output signal to an IOE can choose from 8 of the 16 column channels through an 8-to-1 multiplexer.




Figure 12. FLEX 8000 Column-to-IOE Connections

In addition to general-purpose I/O pins, FLEX 8000 devices have four dedicated input pins. These dedicated inputs provide low-skew, device-wide signal distribution, and are typically used for global clock, clear, and preset control signals. The signals from the dedicated inputs are available as control signals for all LABs and I/O elements in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device.

Signals enter the FLEX 8000 device either from the I/O pins that provide general-purpose input capability or from the four dedicated inputs. The IOEs are located at the ends of the row and column interconnect channels.

I/O pins can be used as input, output, or bidirectional pins. Each I/O pin has a register that can be used either as an input register for external data that requires fast setup times, or as an output register for data that requires fast clock-to-output performance. The MAX+PLUS II Compiler uses the programmable inversion option to invert signals automatically from the row and column interconnect when appropriate.

The clock, clear, and output enable controls for the IOEs are provided by a network of I/O control signals. These signals can be supplied by either the dedicated input pins or by internal logic. The IOE control-signal paths are designed to minimize the skew across the device. All control-signal sources are buffered onto high-speed drivers that drive the signals around the periphery of the device. This "peripheral bus" can be configured to provide up to four output enable signals (10 in EPF81500A devices), and up to two clock or clear signals. Figure 13 on page 22 shows how two output enable signals are shared with one clock and one clear signal.

### MultiVolt I/O Interface

The FLEX 8000 device architecture supports the MultiVolt I/O interface feature, which allows EPF81500A, EPF81188A, EPF8820A, and EPF8636A devices to interface with systems with differing supply voltages. These devices in all packages—except for EPF8636A devices in 84-pin PLCC packages—can be set for 3.3-V or 5.0-V I/O pin operation. These devices have one set of  $V_{\rm CC}$  pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCINT pins must always be connected to a 5.0-V power supply. With a 5.0-V  $V_{\rm CCINT}$  level, input voltages are at TTL levels and are therefore compatible with 3.3-V and 5.0-V inputs.

The VCCIO pins can be connected to either a 3.3-V or 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 5.0-V power supply, the output levels are compatible with 5.0-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with  $V_{\rm CCIO}$  levels lower than 4.75 V incur a nominally greater timing delay of  $t_{\rm OD2}$  instead of  $t_{\rm OD1}$ . See Table 8 on page 26.

### IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

The EPF8282A, EPF8282AV, EPF8636A, EPF8820A, and EPF81500A devices provide JTAG BST circuitry. FLEX 8000 devices with JTAG circuitry support the JTAG instructions shown in Table 6.

Table 6. EPF8282A, EPF8282AV, EPF8636A, EPF8820A & EPF81500A JTAG Instructions						
JTAG Instruction	Description					
SAMPLE/PRELOAD	Allows a snapshot of the signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.					
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.					
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through the selected device to adjacent devices during normal device operation.					

The instruction register length for FLEX 8000 devices is three bits. Table 7 shows the boundary-scan register length for FLEX 8000 devices.

Table 7. FLEX 8000 Boundary-Scan Register Length					
Device Boundary-Scan Register Length					
EPF8282A, EPF8282AV	273				
EPF8636A	417				
EPF8820A	465				
EPF81500A	645				

FLEX 8000 devices that support JTAG include weak pull-ups on the JTAG pins. Figure 14 shows the timing requirements for the JTAG signals.

TDI

TCK

t<sub>JCP</sub>

t<sub>JCL</sub>

t<sub>JPSU</sub>

t<sub>JPSU</sub>

t<sub>JPNZ</sub>

TDO

Signal to Be Captured
Signal to Be Driven

Figure 14. EPF8282A, EPF8282AV, EPF8636A, EPF8820A & EPF81500A JTAG Waveforms

Table 8 shows the timing parameters and values for EPF8282A, EPF8282AV, EPF8636A, EPF8820A, and EPF81500A devices.

Cumbal	Parameter
Symbol	Faiailietei
t <sub>IOD</sub>	IOE register data delay
t <sub>IOC</sub>	IOE register control signal delay
t <sub>IOE</sub>	Output enable delay
t <sub>IOCO</sub>	IOE register clock-to-output delay
t <sub>IOCOMB</sub>	IOE combinatorial delay
t <sub>IOSU</sub>	IOE register setup time before clock; IOE register recovery time after asynchronous clear
t <sub>IOH</sub>	IOE register hold time after clock
t <sub>IOCLR</sub>	IOE register clear delay
t <sub>IN</sub>	Input pad and buffer delay
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = 5.0 \text{ V C1} = 35 \text{ pF}$ (2)
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = 3.3 \text{ V C1} = 35 \text{ pF } (2)$
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on, C1 = 35 pF (3)
$t_{XZ}$	Output buffer disable delay, C1 = 5 pF
$t_{ZX1}$	Output buffer enable delay, slow slew rate = off, V <sub>CCIO</sub> = 5.0 V, C1 = 35 pF (2)
$t_{ZX2}$	Output buffer enable delay, slow slew rate = off, V <sub>CCIO</sub> = 3.3 V, C1 = 35 pF (2)
$t_{ZX3}$	Output buffer enable delay, slow slew rate = on, C1 = 35 pF (3)

Table 18. F	Table 18. FLEX 8000 LE Timing ParametersNote (1)						
Symbol	Parameter						
$t_{LUT}$	LUT delay for data-in						
t <sub>CLUT</sub>	LUT delay for carry-in						
t <sub>RLUT</sub>	LUT delay for LE register feedback						
t <sub>GATE</sub>	Cascade gate delay						
t <sub>CASC</sub>	Cascade chain routing delay						
t <sub>CICO</sub>	Carry-in to carry-out delay						
t <sub>CGEN</sub>	Data-in to carry-out delay						
t <sub>CGENR</sub>	LE register feedback to carry-out delay						
$t_{C}$	LE register control signal delay						
t <sub>CH</sub>	LE register clock high time						
t <sub>CL</sub>	LE register clock low time						
$t_{CO}$	LE register clock-to-output delay						
t <sub>COMB</sub>	Combinatorial delay						
t <sub>SU</sub>	LE register setup time before clock; LE register recovery time after asynchronous preset, clear, or load						
$t_H$	LE register hold time after clock						
t <sub>PRE</sub>	LE register preset delay						
t <sub>CLR</sub>	LE register clear delay						

Symbol			Speed	Grade			Unit
	А	-2	А	-3	А	1	
	Min	Max	Min	Max	Min	Max	1
t <sub>LABCASC</sub>		0.3		0.3		0.4	ns
t <sub>LABCARRY</sub>		0.3		0.3		0.4	ns
t <sub>LOCAL</sub>		0.5		0.6		0.8	ns
t <sub>ROW</sub>		4.2		4.2		4.2	ns
$t_{COL}$		2.5		2.5		2.5	ns
t <sub>DIN_C</sub>		5.0		5.0		5.5	ns
t <sub>DIN_D</sub>		7.2		7.2		7.2	ns
t <sub>DIN_IO</sub>		5.0		5.0		5.5	ns

Table 34. EPF8636A I/O Element Timing Parameters									
Symbol	Speed Grade								
	A-2		A	1-3	A	1			
	Min	Max	Min	Max	Min	Max			
$t_{IOD}$		0.7		0.8		0.9	ns		
t <sub>IOC</sub>		1.7		1.8		1.9	ns		
t <sub>IOE</sub>		1.7		1.8		1.9	ns		
t <sub>IOCO</sub>		1.0		1.0		1.0	ns		
t <sub>IOCOMB</sub>		0.3		0.2		0.1	ns		
t <sub>IOSU</sub>	1.4		1.6		1.8		ns		
t <sub>IOH</sub>	0.0		0.0		0.0		ns		
t <sub>IOCLR</sub>		1.2		1.2		1.2	ns		
t <sub>IN</sub>		1.5		1.6		1.7	ns		
t <sub>OD1</sub>		1.1		1.4		1.7	ns		
t <sub>OD2</sub>		1.6		1.9		2.2	ns		
t <sub>OD3</sub>		4.6		4.9		5.2	ns		
$t_{XZ}$		1.4		1.6		1.8	ns		
$t_{ZX1}$		1.4		1.6		1.8	ns		
$t_{ZX2}$		1.9		2.1		2.3	ns		
$t_{ZX3}$		4.9		5.1		5.3	ns		

Symbol		Speed Grade								
	A-2		A	1-3	A-4					
	Min	Max	Min	Max	Min	Max	1			
t <sub>LABCASC</sub>		0.3		0.4		0.4	ns			
t <sub>LABCARRY</sub>		0.3		0.4		0.4	ns			
t <sub>LOCAL</sub>		0.5		0.5		0.7	ns			
t <sub>ROW</sub>		5.0		5.0		5.0	ns			
$t_{COL}$		3.0		3.0		3.0	ns			
t <sub>DIN_C</sub>		5.0		5.0		5.5	ns			
t <sub>DIN_D</sub>		7.0		7.0		7.5	ns			
t <sub>DIN IO</sub>		5.0		5.0		5.5	ns			

Symbol	Speed Grade								
	A-2		A-3		A-4				
	Min	Max	Min	Max	Min	Max			
$t_{LUT}$		2.0		2.3		3.0	ns		
t <sub>CLUT</sub>		0.0		0.2		0.1	ns		
t <sub>RLUT</sub>		0.9		1.6		1.6	ns		
$t_{GATE}$		0.0		0.0		0.0	ns		
t <sub>CASC</sub>		0.6		0.7		0.9	ns		
t <sub>CICO</sub>		0.4		0.5		0.6	ns		
t <sub>CGEN</sub>		0.4		0.9		0.8	ns		
t <sub>CGENR</sub>		0.9		1.4		1.5	ns		
$t_C$		1.6		1.8		2.4	ns		
t <sub>CH</sub>	4.0		4.0		4.0		ns		
$t_{CL}$	4.0		4.0		4.0		ns		
$t_{CO}$		0.4		0.5		0.6	ns		
t <sub>COMB</sub>		0.4	_	0.5		0.6	ns		
t <sub>SU</sub>	0.8		1.0		1.1		ns		
$t_H$	0.9		1.1		1.4		ns		
t <sub>PRE</sub>		0.6		0.7		0.8	ns		
t <sub>CLR</sub>		0.6		0.7		0.8	ns		

Table 37. EPF8636A External Timing Parameters										
Symbol		Speed Grade								
	A-2		A-3		A-4					
	Min	Max	Min	Max	Min	Max				
t <sub>DRR</sub>		16.0		20.0		25.0	ns			
t <sub>ODH</sub>	1.0		1.0		1.0		ns			

Symbol	Speed Grade								
	A-2		A-3		A-4				
	Min	Max	Min	Max	Min	Max			
$t_{LUT}$		2.0		2.5		3.2	ns		
t <sub>CLUT</sub>		0.0		0.0		0.0	ns		
t <sub>RLUT</sub>		0.9		1.1		1.5	ns		
t <sub>GATE</sub>		0.0		0.0		0.0	ns		
t <sub>CASC</sub>		0.6		0.7		0.9	ns		
t <sub>CICO</sub>		0.4		0.5		0.6	ns		
t <sub>CGEN</sub>		0.4		0.5		0.7	ns		
t <sub>CGENR</sub>		0.9		1.1		1.5	ns		
$t_{C}$		1.6		2.0		2.5	ns		
t <sub>CH</sub>	4.0		4.0		4.0		ns		
$t_{CL}$	4.0		4.0		4.0		ns		
$t_{\rm CO}$		0.4		0.5		0.6	ns		
t <sub>COMB</sub>		0.4		0.5		0.6	ns		
$t_{SU}$	0.8		1.1		1.2		ns		
t <sub>H</sub>	0.9		1.1		1.5		ns		
t <sub>PRE</sub>		0.6		0.7		0.8	ns		
t <sub>CLR</sub>		0.6		0.7		0.8	ns		

Table 45. EPF81188A External Timing Parameters									
Symbol			Speed	l Grade			Unit		
	А	A-2 A-3 A-4							
	Min	Max	Min	Max	Min	Max			
t <sub>DRR</sub>		16.0		20.0		25.0	ns		
t <sub>ODH</sub>	1.0		1.0		1.0		ns		

### **Operating Modes**

The FLEX 8000 architecture uses SRAM elements that require configuration data to be loaded whenever the device powers up and begins operation. The process of physically loading the SRAM programming data into the device is called *configuration*. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. The configuration and initialization processes together are called *command mode*; normal device operation is called *user mode*.

SRAM elements allow FLEX 8000 devices to be reconfigured in-circuit with new programming data that is loaded into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different programming data, reinitializing the device, and resuming user-mode operation. The entire reconfiguration process requires less than 100 ms and can be used to dynamically reconfigure an entire system. In-field upgrades can be performed by distributing new configuration files.

### **Configuration Schemes**

The configuration data for a FLEX 8000 device can be loaded with one of six configuration schemes, chosen on the basis of the target application. Both active and passive schemes are available. In the active configuration schemes, the FLEX 8000 device functions as the controller, directing the loading operation, controlling external configuration devices, and completing the loading process. The clock source for all active configuration schemes is an oscillator on the FLEX 8000 device that operates between 2 MHz and 6 MHz. In the passive configuration schemes, an external controller guides the FLEX 8000 device. Table 51 shows the data source for each of the six configuration schemes.

Table 51. Data Source for Configuration							
Configuration Scheme	Acronym	Data Source					
Active serial	AS	Altera configuration device					
Active parallel up	APU	Parallel configuration device					
Active parallel down	APD	Parallel configuration device					
Passive serial	PS	Serial data path					
Passive parallel synchronous	PPS	Intelligent host					
Passive parallel asynchronous	PPA	Intelligent host					

Table 52. FLEX	X 8000 84-, 100	)-, 144- & 16U	)-Pin Package	Pin-Outs (Pa	art 3 of 3)		
Pin Name	84-Pin PLCC EPF8282A	84-Pin PLCC EPF8452A EPF8636A	100-Pin TQFP EPF8282A EPF8282AV	100-Pin TQFP EPF8452A	144-Pin TQFP EPF8820A	160-Pin PGA EPF8452A	160-Pin PQFP EPF8820A
GND	5, 26, 47, 68	5, 26, 47, 68	2, 13, 30, 44, 52, 63, 80, 94	19, 44, 69, 94	7, 17, 27, 39, 54, 80, 81, 100,101, 128, 142	C12, D4, D7, D9, D13, G4, G13, H3, H12, J4, J13, L1, M3, M8, M12, M15, N4	12, 13, 34, 35, 51, 63, 75, 80, 83, 93, 103, 115, 126, 131, 143, 155
No Connect (N.C.)	-	_	_	2, 6, 13, 30, 37, 42, 43, 50, 52, 56, 63, 80, 87, 92, 93, 99	_	_	_
Total User I/O Pins (9)	64	64	74	64	108	116	116

Pin Name	160-Pin PQFP EPF8452A	160-Pin PQFP EPF8636A	192-Pin PGA EPF8636A EPF8820A	208-Pin PQFP EPF8636A (1)	208-Pin PQFP EPF8820A (1)	208-Pin PQFP EPF81188A (1)
nSP (2)	120	1	R15	207	207	5
MSELO (2)	117	3	T15	4	4	21
MSEL1 (2)	84	38	Т3	49	49	33
nSTATUS (2)	37	83	B3	108	108	124
nCONFIG (2)	40	81	C3	103	103	107
DCLK (2)	1	120	C15	158	158	154
CONF_DONE (2)	4	118	B15	153	153	138
nWS	30	89	C5	114	114	118
nRS	71	50	B5	66	116	121
RDCLK	73	48	C11	64	137	137
nCS	29	91	B13	116	145	142
CS	27	93	A16	118	148	144
RDYnBUSY	125	155	A8	201	127	128
CLKUSR	76	44	A10	59	134	134
ADD17	78	43	R5	57	43	46
ADD16	91	33	U3	43	42	45
ADD15	92	31	T5	41	41	44
ADD14	94	29	U4	39	40	39
ADD13	95	27	R6	37	39	37
ADD12	96	24	T6	31	35	36
ADD11	97	23	R7	30	33	31
ADD10	98	22	T7	29	31	30
ADD9	99	21	Т8	28	29	29
ADD8	101	20	U9	24	25	26
ADD7	102	19	U10	23	23	25
ADD6	103	18	U11	22	21	24
ADD5	104	17	U12	21	19	18
ADD4	105	13	R12	14	14	17
ADD3	106	11	U14	12	13	16
ADD2	109	9	U15	10	11	10
ADD1	110	7	R13	8	10	9
ADD0	123	157	U16	203	9	8
DATA7	144	137	H17	178	178	177
DATA6	150	132	G17	172	176	175
DATA5	152	129	F17	169	174	172

Pin Name	225-Pin BGA EPF8820A	232-Pin PGA EPF81188A	240-Pin PQFP EPF81188A	240-Pin PQFP EPF81500A	280-Pin PGA EPF81500A	304-Pin RQFP EPF81500A
D3.003.4	A5	C7	198	194	W16	248
DATA4		D7	196	193	W17	246
DATA3	B5					
DATA2	E6	B5	194	190	V16	243
DATA1	D5	A3	191	189	U16	241
DATA0	C4	A2	189	187	V17	239
SDOUT (3)	K1	N2	135	136	F19	169
TDI	F15 (4)	_	_	63 (14)	B1 (14)	80 (14)
TDO	J2 (4)	-	_	117	C17	149
TCK (6)	J14 (4)	_	_	116 <i>(14)</i>	A19 (14)	148 (14)
TMS	J12 (4)	_	_	64 (14)	C2 (14)	81 (14)
TRST (7)	P14	_	_	115 <i>(14)</i>	A18 (14)	145 (14)
Dedicated Inputs	F4, L1, K12,	C1, C17, R1,	10, 51, 130,	8, 49, 131,	F1, F16, P3,	12, 64, 164,
(10)	E15	R17	171	172	P19	217
VCCINT	F5, F10, E1,	E4, H4, L4,	20, 42, 64, 66,	18, 40, 60, 62,	B17, D3, D15,	24, 54, 77,
(5.0 V)	L2, K4, M12, P15, H13, H14, B15, C13	P12, L14, H14, E14, R14, U1	114, 128, 150, 172, 236	91, 114, 129, 151, 173, 209, 236	E8, E10, E12, E14, R7, R9, R11, R13, R14, T14	144, 79, 115, 162, 191, 218, 266, 301
VCCIO (5.0 V or 3.3 V)	H3, H2, P6, R6, P10, N10, R14, N13, H15, H12, D12, A14, B10, A10, B6, C6, A2, C3, M4, R2	N10, M13, M5, K13, K5, H13, H5, F5, E10, E8, N8, F13	19, 41, 65, 81, 99, 116, 140, 162, 186, 202, 220, 235	17, 39, 61, 78, 94, 108, 130, 152, 174, 191, 205, 221, 235	D14, E7, E9, E11, E13, R6, R8, R10, R12, T13, T15	