



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 63 |
| Number of Logic Elements/Cells | 504 |
| Total RAM Bits | - |
| Number of I/O | 68 |
| Number of Gates | 6000 |
| Voltage - Supply | 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 84-LCC (J-Lead) |
| Supplier Device Package | 84-PLCC (29.31x29.31) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epf8636alc84-2 |

FLEX 8000 devices provide a large number of storage elements for applications such as digital signal processing (DSP), wide-data-path manipulation, and data transformation. These devices are an excellent choice for bus interfaces, TTL integration, coprocessor functions, and high-speed controllers. The high-pin-count packages can integrate multiple 32-bit buses into a single device. [Table 3](#) shows FLEX 8000 performance and LE requirements for typical applications.

Table 3. FLEX 8000 Performance

| Application | LEs Used | Speed Grade | | | Units |
|-------------------------|----------|-------------|-----|-----|-------|
| | | A-2 | A-3 | A-4 | |
| 16-bit loadable counter | 16 | 125 | 95 | 83 | MHz |
| 16-bit up/down counter | 16 | 125 | 95 | 83 | MHz |
| 24-bit accumulator | 24 | 87 | 67 | 58 | MHz |
| 16-bit address decode | 4 | 4.2 | 4.9 | 6.3 | ns |
| 16-to-1 multiplexer | 10 | 6.6 | 7.9 | 9.5 | ns |

All FLEX 8000 device packages provide four dedicated inputs for synchronous control signals with large fan-outs. Each I/O pin has an associated register on the periphery of the device. As outputs, these registers provide fast clock-to-output times; as inputs, they offer quick setup times.

The logic and interconnections in the FLEX 8000 architecture are configured with CMOS SRAM elements. FLEX 8000 devices are configured at system power-up with data stored in an industry-standard parallel EPROM or an Altera serial configuration devices, or with data provided by a system controller. Altera offers the EPC1, EPC1213, EPC1064, and EPC1441 configuration devices, which configure FLEX 8000 devices via a serial data stream. Configuration data can also be stored in an industry-standard 32 K × 8 bit or larger configuration device, or downloaded from system RAM. After a FLEX 8000 device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 100 ms, real-time changes can be made during system operation. For information on how to configure FLEX 8000 devices, go to the following documents:

- [Configuration Devices for APEX & FLEX Devices Data Sheet](#)
- [BitBlaster Serial Download Cable Data Sheet](#)
- [ByteBlasterMV Parallel Port Download Cable Data Sheet](#)
- [Application Note 33 \(Configuring FLEX 8000 Devices\)](#)
- [Application Note 38 \(Configuring Multiple FLEX 8000 Devices\)](#)

FLEX 8000 devices contain an optimized microprocessor interface that permits the microprocessor to configure FLEX 8000 devices serially, in parallel, synchronously, or asynchronously. The interface also enables the microprocessor to treat a FLEX 8000 device as memory and configure the device by writing to a virtual memory location, making it very easy for the designer to create configuration software.

The FLEX 8000 family is supported by Altera's MAX+PLUS II development system, a single, integrated package that offers schematic, text—including the Altera Hardware Description Language (AHDL), VHDL, and Verilog HDL—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The MAX+PLUS II software provides EDIF 2 0 0 and 3 0 0, library of parameterized modules (LPM), VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools. The MAX+PLUS II software runs on Windows-based PCs and Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations.

The MAX+PLUS II software interfaces easily with common gate array EDA tools for synthesis and simulation. For example, the MAX+PLUS II software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the MAX+PLUS II software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the MAX+PLUS II development system includes DesignWare functions that are optimized for the FLEX 8000 architecture.



For more information on the MAX+PLUS II software, go to the [*MAX+PLUS II Programmable Logic Development System & Software Data Sheet*](#).

Functional Description

The FLEX 8000 architecture incorporates a large matrix of compact building blocks called logic elements (LEs). Each LE contains a 4-input LUT that provides combinatorial logic capability and a programmable register that offers sequential logic capability. The fine-grained structure of the LE provides highly efficient logic implementation.


Eight LEs are grouped together to form a logic array block (LAB). Each FLEX 8000 LAB is an independent structure with common inputs, interconnections, and control signals. The LAB architecture provides a coarse-grained structure for high device performance and easy routing.

The FLEX 8000 architecture provides two dedicated high-speed data paths—carry chains and cascade chains—that connect adjacent LEs without using local interconnect paths. The carry chain supports high-speed counters and adders; the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in an LAB and all LABs in the same row. Heavy use of carry and cascade chains can reduce routing flexibility. Therefore, the use of carry and cascade chains should be limited to speed-critical portions of a design.

Carry Chain

The carry chain provides a very fast (less than 1 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit moves forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 8000 architecture to implement high-speed counters and adders of arbitrary width. The MAX+PLUS II Compiler can create carry chains automatically during design processing; designers can also insert carry chain logic manually during design entry.

Figure 4 shows how an n -bit full adder can be implemented in $n + 1$ LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register is typically bypassed for simple adders, but can be used for an accumulator function. Another portion of the LUT and the carry chain logic generate the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to another LE, where it can be used as a general-purpose signal. In addition to mathematical functions, carry chain logic supports very fast counters and comparators.

Figure 4. FLEX 8000 Carry Chain Operation

Cascade Chain

With the cascade chain, the FLEX 8000 architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a delay as low as 0.6 ns per LE.

Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in signal are the inputs to a 4-input LUT. Using a configurable SRAM bit, the MAX+PLUS II Compiler automatically selects the carry-in or the DATA3 signal as an input. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. The LE-Out signal—the data output of the LE—is either the combinatorial output of the LUT and cascade chain, or the data output (Q) of the programmable register.

Arithmetic Mode

The arithmetic mode offers two 3-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT provides a 3-bit function; the other generates a carry bit. As shown in Figure 6, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three bits: a, b, and the carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports a cascade chain.

Up/Down Counter Mode


The up/down counter mode offers counter enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Two 3-input LUTs are used: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals, without using the LUT resources.

Clearable Counter Mode


The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control; the clear function is substituted for the cascade-in signal in the up/down counter mode. Two 3-input LUTs are used: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer, and the output of this multiplexer is ANDed with a synchronous clear.

Figure 7. FLEX 8000 LE Asynchronous Clear & Preset Modes


Asynchronous Clear




Asynchronous Preset




Asynchronous Clear & Preset




Asynchronous Load with Clear



Asynchronous Load with Preset



Asynchronous Load without Clear or Preset



Asynchronous Clear

A register is cleared by one of the two LABCTRL signals. When the CLRn port receives a low signal, the register is set to zero.

Asynchronous Preset

An asynchronous preset is implemented as either an asynchronous load or an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a 1 into the register. Alternatively, the MAX+PLUS II software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

Asynchronous Clear & Preset

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. The DATA3 input is tied to VCC; therefore, asserting LABCTRL1 asynchronously loads a 1 into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

Asynchronous Load with Clear


When implementing an asynchronous load with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear.

Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with a preset, the MAX+PLUS II software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 clears the register, while asserting LABCTRL1 loads the register. The MAX+PLUS II software inverts the signal that drives the DATA3 signal to account for the inversion of the register's output.

Asynchronous Load without Clear or Preset

When implementing an asynchronous load without the clear or preset, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

Figure 12. FLEX 8000 Column-to-IOE Connections

In addition to general-purpose I/O pins, FLEX 8000 devices have four dedicated input pins. These dedicated inputs provide low-skew, device-wide signal distribution, and are typically used for global clock, clear, and preset control signals. The signals from the dedicated inputs are available as control signals for all LABs and I/O elements in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device.

Signals enter the FLEX 8000 device either from the I/O pins that provide general-purpose input capability or from the four dedicated inputs. The IOEs are located at the ends of the row and column interconnect channels.


I/O pins can be used as input, output, or bidirectional pins. Each I/O pin has a register that can be used either as an input register for external data that requires fast setup times, or as an output register for data that requires fast clock-to-output performance. The MAX+PLUS II Compiler uses the programmable inversion option to invert signals automatically from the row and column interconnect when appropriate.

The clock, clear, and output enable controls for the IOEs are provided by a network of I/O control signals. These signals can be supplied by either the dedicated input pins or by internal logic. The IOE control-signal paths are designed to minimize the skew across the device. All control-signal sources are buffered onto high-speed drivers that drive the signals around the periphery of the device. This “peripheral bus” can be configured to provide up to four output enable signals (10 in EPF81500A devices), and up to two clock or clear signals. [Figure 13 on page 22](#) shows how two output enable signals are shared with one clock and one clear signal.

The signals for the peripheral bus can be generated by any of the four dedicated inputs or signals on the row interconnect channels, as shown in Figure 13. The number of row channels in a row that can drive the peripheral bus correlates to the number of columns in the FLEX 8000 device. EPF8282A and EPF8282AV devices use 13 channels; EPF8452A, EPF8636A, EPF8820A, and EPF81188A devices use 21 channels; and EPF81500A devices use 27 channels. The first LE in each LAB is the source of the row channel signal. The six peripheral control signals (12 in EPF81500A devices) can be accessed by each IOE.

Figure 13. FLEX 8000 Peripheral Bus

Numbers in parentheses are for EPF81500A devices.




Note:

- (1) $n = 13$ for EPF8282A and EPF8282AV devices.
- $n = 21$ for EPF8452A, EPF8636A, EPF8820A, and EPF81188A devices.
- $n = 27$ for EPF81500A devices.

Figure 15. FLEX 8000 AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in parentheses are for 3.3-V devices or outputs. Numbers without parentheses are for 5.0-V devices or outputs.



Operating Conditions

Tables 9 through 12 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 5.0-V FLEX 8000 devices.

Table 9. FLEX 8000 5.0-V Device Absolute Maximum Ratings *Note (1)*


| Symbol | Parameter | Conditions | Min | Max | Unit |
|-----------|----------------------------|------------------------------|------|-----|------|
| V_{CC} | Supply voltage | With respect to ground (2) | -2.0 | 7.0 | V |
| V_I | DC input voltage | | -2.0 | 7.0 | V |
| I_{OUT} | DC output current, per pin | | -25 | 25 | mA |
| T_{STG} | Storage temperature | No bias | -65 | 150 | ° C |
| T_{AMB} | Ambient temperature | Under bias | -65 | 135 | ° C |
| T_J | Junction temperature | Ceramic packages, under bias | | 150 | ° C |
| | | PQFP and RQFP, under bias | | 135 | ° C |

Table 10. FLEX 8000 5.0-V Device Recommended Operating Conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-------------|---|--------------------|-------------|-------------------|------|
| V_{CCINT} | Supply voltage for internal logic and input buffers | (3), (4) | 4.75 (4.50) | 5.25 (5.50) | V |
| V_{CCIO} | Supply voltage for output buffers, 5.0-V operation | (3), (4) | 4.75 (4.50) | 5.25 (5.50) | V |
| | Supply voltage for output buffers, 3.3-V operation | (3), (4) | 3.00 (3.00) | 3.60 (3.60) | V |
| V_I | Input voltage | | -0.5 | $V_{CCINT} + 0.5$ | V |
| V_O | Output voltage | | 0 | V_{CCIO} | V |
| T_A | Operating temperature | For commercial use | 0 | 70 | ° C |
| | | For industrial use | -40 | 85 | ° C |
| t_R | Input rise time | | | 40 | ns |
| t_F | Input fall time | | | 40 | ns |

Table 11. FLEX 8000 5.0-V Device DC Operating Conditions Notes (5), (6)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------|--------------------------------------|--|------------------|-----|-------------------|------|
| V_{IH} | High-level input voltage | | 2.0 | | $V_{CCINT} + 0.5$ | V |
| V_{IL} | Low-level input voltage | | -0.5 | | 0.8 | V |
| V_{OH} | 5.0-V high-level TTL output voltage | $I_{OH} = -4$ mA DC (7) $V_{CCIO} = 4.75$ V | 2.4 | | | V |
| | 3.3-V high-level TTL output voltage | $I_{OH} = -4$ mA DC (7) $V_{CCIO} = 3.00$ V | 2.4 | | | V |
| | 3.3-V high-level CMOS output voltage | $I_{OH} = -0.1$ mA DC (7) $V_{CCIO} = 3.00$ V | $V_{CCIO} - 0.2$ | | | V |
| V_{OL} | 5.0-V low-level TTL output voltage | $I_{OL} = 12$ mA DC (7) $V_{CCIO} = 4.75$ V | | | 0.45 | V |
| | 3.3-V low-level TTL output voltage | $I_{OL} = 12$ mA DC (7) $V_{CCIO} = 3.00$ V | | | 0.45 | V |
| | 3.3-V low-level CMOS output voltage | $I_{OL} = 0.1$ mA DC (7) $V_{CCIO} = 3.00$ V | | | 0.2 | V |
| I_I | Input leakage current | $V_I = V_{CC}$ or ground | -10 | | 10 | μA |
| I_{OZ} | Tri-state output off-state current | $V_O = V_{CC}$ or ground | -40 | | 40 | μA |
| I_{CC0} | V_{CC} supply current (standby) | $V_I =$ ground, no load | | 0.5 | 10 | mA |

Figure 18. Output Drive Characteristics of EPF8282AV Devices

Timing Model

The continuous, high-performance FastTrack Interconnect routing structure ensures predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and hence have unpredictable performance. Timing simulation and delay prediction are available with the MAX+PLUS II Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time prediction, and device-wide performance analysis.

Tables 17 through 20 describe the FLEX 8000 timing parameters and their symbols.

Table 19. FLEX 8000 Interconnect Timing Parameters *Note (1)*

| Symbol | Parameter |
|----------------|---|
| $t_{LABCASC}$ | Cascade delay between LEs in different LABs |
| $t_{LABCARRY}$ | Carry delay between LEs in different LABs |
| t_{LOCAL} | LAB local interconnect delay |
| t_{ROW} | Row interconnect routing delay (4) |
| t_{COL} | Column interconnect routing delay |
| t_{DIN_C} | Dedicated input to LE control delay |
| t_{DIN_D} | Dedicated input to LE data delay (4) |
| t_{DIN_IO} | Dedicated input to IOE control delay |

Table 20. FLEX 8000 External Reference Timing Characteristics *Note (5)*

| Symbol | Parameter |
|-----------|--|
| t_{DRR} | Register-to-register delay via 4 LEs, 3 row interconnects, and 4 local interconnects (6) |
| t_{ODH} | Output data hold time after clock (7) |

Notes to tables:

- (1) Internal timing parameters cannot be measured explicitly. They are worst-case delays based on testable and external parameters specified by Altera. Internal timing parameters should be used for estimating device performance. Post-compilation timing simulation or timing analysis is required to determine actual worst-case performance.
- (2) These values are specified in [Table 10 on page 28](#) or [Table 14 on page 29](#).
- (3) For the t_{OD3} and t_{ZX3} parameters, $V_{CCIO} = 3.3\text{ V}$ or 5.0 V .
- (4) The t_{ROW} and t_{DIN_D} delays are worst-case values for typical applications. Post-compilation timing simulation or timing analysis is required to determine actual worst-case performance.
- (5) External reference timing characteristics are factory-tested, worst-case values specified by Altera. A representative subset of signal paths is tested to approximate typical device applications.
- (6) For more information on test conditions, see [Application Note 76 \(Understanding FLEX 8000 Timing\)](#).
- (7) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies to global and non-global clocking, and for LE and I/O element registers.

The FLEX 8000 timing model shows the delays for various paths and functions in the circuit. See [Figure 19](#). This model contains three distinct parts: the LE; the IOE; and the interconnect, including the row and column FastTrack Interconnect, LAB local interconnect, and carry and cascade interconnect paths. Each parameter shown in [Figure 19](#) is expressed as a worst-case value in [Tables 22 through 49](#). Hand-calculations that use the FLEX 8000 timing model and these timing parameters can be used to estimate FLEX 8000 device performance. Timing simulation or timing analysis after compilation is required to determine the final worst-case performance. [Table 21](#) summarizes the interconnect paths shown in [Figure 19](#).



For more information on timing parameters, go to [Application Note 76 \(Understanding FLEX 8000 Timing\)](#).

Table 26. EPF8282AV I/O Element Timing Parameters

| Symbol | Speed Grade | | | | Unit |
|--------------|-------------|-----|-----|-----|------|
| | A-3 | | A-4 | | |
| | Min | Max | Min | Max | |
| t_{IOD} | | 0.9 | | 2.2 | ns |
| t_{IOC} | | 1.9 | | 2.0 | ns |
| t_{IOE} | | 1.9 | | 2.0 | ns |
| t_{IOCO} | | 1.0 | | 2.0 | ns |
| t_{IOCOMB} | | 0.1 | | 0.0 | ns |
| t_{IOSU} | 1.8 | | 2.8 | | ns |
| t_{IOH} | 0.0 | | 0.2 | | ns |
| t_{IOCLR} | | 1.2 | | 2.3 | ns |
| t_{IN} | | 1.7 | | 3.4 | ns |
| t_{OD1} | | 1.7 | | 4.1 | ns |
| t_{OD2} | | — | | — | ns |
| t_{OD3} | | 5.2 | | 7.1 | ns |
| t_{XZ} | | 1.8 | | 4.3 | ns |
| t_{ZX1} | | 1.8 | | 4.3 | ns |
| t_{ZX2} | | — | | — | ns |
| t_{ZX3} | | 5.3 | | 8.3 | ns |

Table 27. EPF8282AV Interconnect Timing Parameters

| Symbol | Speed Grade | | | | Unit |
|----------------|-------------|-----|-----|------|------|
| | A-3 | | A-4 | | |
| | Min | Max | Min | Max | |
| $t_{LABCASC}$ | | 0.4 | | 1.3 | ns |
| $t_{LABCARRY}$ | | 0.4 | | 0.8 | ns |
| t_{LOCAL} | | 0.8 | | 1.5 | ns |
| t_{ROW} | | 4.2 | | 6.3 | ns |
| t_{COL} | | 2.5 | | 3.8 | ns |
| t_{DIN_C} | | 5.5 | | 8.0 | ns |
| t_{DIN_D} | | 7.2 | | 10.8 | ns |
| t_{DIN_IO} | | 5.5 | | 9.0 | ns |

Table 34. EPF8636A I/O Element Timing Parameters

| Symbol | Speed Grade | | | | | | Unit |
|--------------|-------------|-----|-----|-----|-----|-----|------|
| | A-2 | | A-3 | | A-4 | | |
| | Min | Max | Min | Max | Min | Max | |
| t_{IOD} | | 0.7 | | 0.8 | | 0.9 | ns |
| t_{IOC} | | 1.7 | | 1.8 | | 1.9 | ns |
| t_{IOE} | | 1.7 | | 1.8 | | 1.9 | ns |
| t_{IOCO} | | 1.0 | | 1.0 | | 1.0 | ns |
| t_{IOCOMB} | | 0.3 | | 0.2 | | 0.1 | ns |
| t_{IOSU} | 1.4 | | 1.6 | | 1.8 | | ns |
| t_{IOH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t_{IOCLR} | | 1.2 | | 1.2 | | 1.2 | ns |
| t_{IN} | | 1.5 | | 1.6 | | 1.7 | ns |
| t_{OD1} | | 1.1 | | 1.4 | | 1.7 | ns |
| t_{OD2} | | 1.6 | | 1.9 | | 2.2 | ns |
| t_{OD3} | | 4.6 | | 4.9 | | 5.2 | ns |
| t_{XZ} | | 1.4 | | 1.6 | | 1.8 | ns |
| t_{ZX1} | | 1.4 | | 1.6 | | 1.8 | ns |
| t_{ZX2} | | 1.9 | | 2.1 | | 2.3 | ns |
| t_{ZX3} | | 4.9 | | 5.1 | | 5.3 | ns |

Table 35. EPF8636A Interconnect Timing Parameters

| Symbol | Speed Grade | | | | | | Unit |
|----------------|-------------|-----|-----|-----|-----|-----|------|
| | A-2 | | A-3 | | A-4 | | |
| | Min | Max | Min | Max | Min | Max | |
| $t_{LABCASC}$ | | 0.3 | | 0.4 | | 0.4 | ns |
| $t_{LABCARRY}$ | | 0.3 | | 0.4 | | 0.4 | ns |
| t_{LOCAL} | | 0.5 | | 0.5 | | 0.7 | ns |
| t_{ROW} | | 5.0 | | 5.0 | | 5.0 | ns |
| t_{COL} | | 3.0 | | 3.0 | | 3.0 | ns |
| t_{DIN_C} | | 5.0 | | 5.0 | | 5.5 | ns |
| t_{DIN_D} | | 7.0 | | 7.0 | | 7.5 | ns |
| t_{DIN_IO} | | 5.0 | | 5.0 | | 5.5 | ns |

Table 42. EPF81188A I/O Element Timing Parameters

| Symbol | Speed Grade | | | | | | Unit |
|--------------|-------------|-----|-----|-----|-----|-----|------|
| | A-2 | | A-3 | | A-4 | | |
| | Min | Max | Min | Max | Min | Max | |
| t_{IOD} | | 0.7 | | 0.8 | | 0.9 | ns |
| t_{IOC} | | 1.7 | | 1.8 | | 1.9 | ns |
| t_{IOE} | | 1.7 | | 1.8 | | 1.9 | ns |
| t_{IOCO} | | 1.0 | | 1.0 | | 1.0 | ns |
| t_{IOCOMB} | | 0.3 | | 0.2 | | 0.1 | ns |
| t_{IOSU} | 1.4 | | 1.6 | | 1.8 | | ns |
| t_{IOH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t_{IOCLR} | | 1.2 | | 1.2 | | 1.2 | ns |
| t_{IN} | | 1.5 | | 1.6 | | 1.7 | ns |
| t_{OD1} | | 1.1 | | 1.4 | | 1.7 | ns |
| t_{OD2} | | 1.6 | | 1.9 | | 2.2 | ns |
| t_{OD3} | | 4.6 | | 4.9 | | 5.2 | ns |
| t_{XZ} | | 1.4 | | 1.6 | | 1.8 | ns |
| t_{ZX1} | | 1.4 | | 1.6 | | 1.8 | ns |
| t_{ZX2} | | 1.9 | | 2.1 | | 2.3 | ns |
| t_{ZX3} | | 4.9 | | 5.1 | | 5.3 | ns |

Table 43. EPF81188A Interconnect Timing Parameters

| Symbol | Speed Grade | | | | | | Unit |
|----------------|-------------|-----|-----|-----|-----|-----|------|
| | A-2 | | A-3 | | A-4 | | |
| | Min | Max | Min | Max | Min | Max | |
| $t_{LABCASC}$ | | 0.3 | | 0.3 | | 0.4 | ns |
| $t_{LABCARRY}$ | | 0.3 | | 0.3 | | 0.4 | ns |
| t_{LOCAL} | | 0.5 | | 0.6 | | 0.8 | ns |
| t_{ROW} | | 5.0 | | 5.0 | | 5.0 | ns |
| t_{COL} | | 3.0 | | 3.0 | | 3.0 | ns |
| t_{DIN_C} | | 5.0 | | 5.0 | | 5.5 | ns |
| t_{DIN_D} | | 7.0 | | 7.0 | | 7.5 | ns |
| t_{DIN_IO} | | 5.0 | | 5.0 | | 5.5 | ns |

Table 52. FLEX 8000 84-, 100-, 144- & 160-Pin Package Pin-Outs (Part 2 of 3)

| Pin Name | 84-Pin PLCC EPF8282A | 84-Pin PLCC EPF8452A EPF8636A | 100-Pin TQFP EPF8282A EPF8282AV | 100-Pin TQFP EPF8452A | 144-Pin TQFP EPF8820A | 160-Pin PGA EPF8452A | 160-Pin PQFP EPF8820A (1) |
|--------------------------|----------------------------|--|--|-----------------------------|--|---|---|
| ADD0 | 78 | 76 | 78 | 77 | 106 | N3 | 6 |
| DATA7 | 3 | 2 | 90 | 89 | 131 | P8 | 140 |
| DATA6 | 4 | 4 | 91 | 91 | 132 | P10 | 139 |
| DATA5 | 6 | 6 | 92 | 95 | 133 | R12 | 138 |
| DATA4 | 7 | 7 | 95 | 96 | 134 | R13 | 136 |
| DATA3 | 8 | 8 | 97 | 97 | 135 | P13 | 135 |
| DATA2 | 9 | 9 | 99 | 98 | 137 | R14 | 133 |
| DATA1 | 13 | 13 | 4 | 4 | 138 | N15 | 132 |
| DATA0 | 14 | 14 | 5 | 5 | 140 | K13 | 129 |
| SDOUT (3) | 79 | 78 | 79 | 79 | 23 | P4 | 97 |
| TDI (4) | 55 | 45 (5) | 54 | — | 96 | — | 17 |
| TDO (4) | 27 | 27 (5) | 18 | — | 18 | — | 102 |
| TCK (4), (6) | 72 | 44 (5) | 72 | — | 88 | — | 27 |
| TMS (4) | 20 | 43 (5) | 11 | — | 86 | — | 29 |
| TRST (7) | 52 | 52 (8) | 50 | — | 71 | — | 45 |
| Dedicated Inputs (10) | 12, 31, 54, 73 | 12, 31, 54, 73 | 3, 23, 53, 73 | 3, 24, 53, 74 | 9, 26, 82, 99 | C3, D14, N2, R15 | 14, 33, 94, 113 |
| VCCINT | 17, 38, 59, 80 | 17, 38, 59, 80 | 6, 20, 37, 56, 70, 87 | 9, 32, 49, 59, 82 | 8, 28, 70, 90, 111 | B2, C4, D3, D8, D12, G3, G12, H4, H13, J3, J12, M4, M7, M9, M13, N12 | 3, 24, 46, 92, 114, 160 |
| VCCIO | — | — | — | — | 16, 40, 60, 69, 91, 112, 122, 141 | — | 23, 47, 57, 69, 79, 104, 127, 137, 149, 159 |

Table 53. FLEX 8000 160-, 192- & 208-Pin Package Pin-Outs (Part 1 of 2)

| Pin Name | 160-Pin PQFP EPF8452A | 160-Pin PQFP EPF8636A | 192-Pin PGA EPF8636A EPF8820A | 208-Pin PQFP EPF8636A (1) | 208-Pin PQFP EPF8820A (1) | 208-Pin PQFP EPF8188A (1) |
|------------------|-----------------------------|-----------------------------|-------------------------------------|---------------------------------|---------------------------------|---------------------------------|
| nSP (2) | 120 | 1 | R15 | 207 | 207 | 5 |
| MSEL0 (2) | 117 | 3 | T15 | 4 | 4 | 21 |
| MSEL1 (2) | 84 | 38 | T3 | 49 | 49 | 33 |
| nSTATUS (2) | 37 | 83 | B3 | 108 | 108 | 124 |
| nCONFIG (2) | 40 | 81 | C3 | 103 | 103 | 107 |
| DCLK (2) | 1 | 120 | C15 | 158 | 158 | 154 |
| CONF_DONE (2) | 4 | 118 | B15 | 153 | 153 | 138 |
| nWS | 30 | 89 | C5 | 114 | 114 | 118 |
| nRS | 71 | 50 | B5 | 66 | 116 | 121 |
| RDCLK | 73 | 48 | C11 | 64 | 137 | 137 |
| nCS | 29 | 91 | B13 | 116 | 145 | 142 |
| CS | 27 | 93 | A16 | 118 | 148 | 144 |
| RDYnBUSY | 125 | 155 | A8 | 201 | 127 | 128 |
| CLKUSR | 76 | 44 | A10 | 59 | 134 | 134 |
| ADD17 | 78 | 43 | R5 | 57 | 43 | 46 |
| ADD16 | 91 | 33 | U3 | 43 | 42 | 45 |
| ADD15 | 92 | 31 | T5 | 41 | 41 | 44 |
| ADD14 | 94 | 29 | U4 | 39 | 40 | 39 |
| ADD13 | 95 | 27 | R6 | 37 | 39 | 37 |
| ADD12 | 96 | 24 | T6 | 31 | 35 | 36 |
| ADD11 | 97 | 23 | R7 | 30 | 33 | 31 |
| ADD10 | 98 | 22 | T7 | 29 | 31 | 30 |
| ADD9 | 99 | 21 | T8 | 28 | 29 | 29 |
| ADD8 | 101 | 20 | U9 | 24 | 25 | 26 |
| ADD7 | 102 | 19 | U10 | 23 | 23 | 25 |
| ADD6 | 103 | 18 | U11 | 22 | 21 | 24 |
| ADD5 | 104 | 17 | U12 | 21 | 19 | 18 |
| ADD4 | 105 | 13 | R12 | 14 | 14 | 17 |
| ADD3 | 106 | 11 | U14 | 12 | 13 | 16 |
| ADD2 | 109 | 9 | U15 | 10 | 11 | 10 |
| ADD1 | 110 | 7 | R13 | 8 | 10 | 9 |
| ADD0 | 123 | 157 | U16 | 203 | 9 | 8 |
| DATA7 | 144 | 137 | H17 | 178 | 178 | 177 |
| DATA6 | 150 | 132 | G17 | 172 | 176 | 175 |
| DATA5 | 152 | 129 | F17 | 169 | 174 | 172 |

Table 54. FLEX 8000 225-, 232-, 240-, 280- & 304-Pin Package Pin-Outs (Part 1 of 3)

| Pin Name | 225-Pin BGA EPF8820A | 232-Pin PGA EPF81188A | 240-Pin PQFP EPF81188A | 240-Pin PQFP EPF81500A | 280-Pin PGA EPF81500A | 304-Pin RQFP EPF81500A |
|---------------|----------------------------|-----------------------------|------------------------------|------------------------------|-----------------------------|------------------------------|
| nSP (2) | A15 | C14 | 237 | 237 | W1 | 304 |
| MSEL0 (2) | B14 | G15 | 21 | 19 | N1 | 26 |
| MSEL1 (2) | R15 | L15 | 40 | 38 | H3 | 51 |
| nSTATUS (2) | P2 | L3 | 141 | 142 | G19 | 178 |
| nCONFIG (2) | R1 | R4 | 117 | 120 | B18 | 152 |
| DCLK (2) | B2 | C4 | 184 | 183 | U18 | 230 |
| CONF_DONE (2) | A1 | G3 | 160 | 161 | M16 | 204 |
| nWS | L4 | P1 | 133 | 134 | F18 | 167 |
| nRS | K5 | N1 | 137 | 138 | G18 | 171 |
| RDCLK | F1 | G2 | 158 | 159 | M17 | 202 |
| nCS | D1 | E2 | 166 | 167 | N16 | 212 |
| CS | C1 | E3 | 169 | 170 | N18 | 215 |
| RDynBUSY | J3 | K2 | 146 | 147 | J17 | 183 |
| CLKUSR | G2 | H2 | 155 | 156 | K19 | 199 |
| ADD17 | M14 | R15 | 58 | 56 | E3 | 73 |
| ADD16 | L12 | T17 | 56 | 54 | E2 | 71 |
| ADD15 | M15 | P15 | 54 | 52 | F4 | 69 |
| ADD14 | L13 | M14 | 47 | 45 | G1 | 60 |
| ADD13 | L14 | M15 | 45 | 43 | H2 | 58 |
| ADD12 | K13 | M16 | 43 | 41 | H1 | 56 |
| ADD11 | K15 | K15 | 36 | 34 | J3 | 47 |
| ADD10 | J13 | K17 | 34 | 32 | K3 | 45 |
| ADD9 | J15 | J14 | 32 | 30 | K4 | 43 |
| ADD8 | G14 | J15 | 29 | 27 | L1 | 34 |
| ADD7 | G13 | H17 | 27 | 25 | L2 | 32 |
| ADD6 | G11 | H15 | 25 | 23 | M1 | 30 |
| ADD5 | F14 | F16 | 18 | 16 | N2 | 20 |
| ADD4 | E13 | F15 | 16 | 14 | N3 | 18 |
| ADD3 | D15 | F14 | 14 | 12 | N4 | 16 |
| ADD2 | D14 | D15 | 7 | 5 | U1 | 8 |
| ADD1 | E12 | B17 | 5 | 3 | U2 | 6 |
| ADD0 | C15 | C15 | 3 | 1 | V1 | 4 |
| DATA7 | A7 | A7 | 205 | 199 | W13 | 254 |
| DATA6 | D7 | D8 | 203 | 197 | W14 | 252 |
| DATA5 | A6 | B7 | 200 | 196 | W15 | 250 |

Notes to tables:

- (1) Perform a complete thermal analysis before committing a design to this device package. See [Application Note 74 \(Evaluating Power for Altera Devices\)](#) for more information.
- (2) This pin is a dedicated pin and is not available as a user I/O pin.
- (3) SDOUT will drive out during configuration. After configuration, it may be used as a user I/O pin. By default, the MAX+PLUS II software will not use SDOUT as a user I/O pin; the user can override the MAX+PLUS II software and use SDOUT as a user I/O pin.
- (4) If the device is not configured to use the JTAG BST circuitry, this pin is available as a user I/O pin.
- (5) JTAG pins are available for EPF8636A devices only. These pins are dedicated user I/O pins.
- (6) If this pin is used as an input in user mode, ensure that it does not toggle before or during configuration.
- (7) TRST is a dedicated input pin for JTAG use. This pin must be grounded if JTAG BST is not used.
- (8) Pin 52 is a V_{CC} pin on EPF8452A devices only.
- (9) The user I/O pin count includes dedicated input pins and all I/O pins.
- (10) Unused dedicated inputs should be tied to ground on the board.
- (11) SDOUT does not exist in the EPF8636GC192 device.
- (12) These pins are no connect (N.C.) pins for EPF8636A devices only. They are user I/O pins in EPF8820A devices.
- (13) EPF8636A devices have 132 user I/O pins; EPF8820A devices have 148 user I/O pins.
- (14) For EPF81500A devices, these pins are dedicated JTAG pins and are not available as user I/O pins. If JTAG BST is not used, TDI, TCK, TMS, and TRST should be tied to GND.

Revision History

The information contained in the *FLEX 8000 Programmable Logic Device Family Data Sheet* version 11.1 supersedes information published in previous versions. The *FLEX 8000 Programmable Logic Device Family Data Sheet* version 11.1 contains the following change: minor textual updates.