



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	63
Number of Logic Elements/Cells	504
Total RAM Bits	-
Number of I/O	118
Number of Gates	6000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf8636aqc160-4n

Figure 1 shows a block diagram of the FLEX 8000 architecture. Each group of eight LEs is combined into an LAB; LABs are arranged into rows and columns. The I/O pins are supported by I/O elements (IOEs) located at the ends of rows and columns. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an input or output register.

Figure 1. FLEX 8000 Device Block Diagram




Signal interconnections within FLEX 8000 devices and between device pins are provided by the FastTrack Interconnect, a series of fast, continuous channels that run the entire length and width of the device. IOEs are located at the end of each row (horizontal) and column (vertical) FastTrack Interconnect path.

Logic Array Block

A logic array block (LAB) consists of eight LEs, their associated carry and cascade chains, LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure of the FLEX 8000 architecture. This structure enables FLEX 8000 devices to provide efficient routing, high device utilization, and high performance. [Figure 2](#) shows a block diagram of the FLEX 8000 LAB.

Figure 2. FLEX 8000 Logic Array Block




Each LAB provides four control signals that can be used in all eight LEs. Two of these signals can be used as clocks, and the other two for clear/preset control. The LAB control signals can be driven directly from a dedicated input pin, an I/O pin, or any internal signal via the LAB local interconnect. The dedicated inputs are typically used for global clock, clear, or preset signals because they provide synchronous control with very low skew across the device. FLEX 8000 devices support up to four individual global clock, clear, or preset control signals. If logic is required on a control signal, it can be generated in one or more LEs in any LAB and driven into the local interconnect of the target LAB.

Logic Element

The logic element (LE) is the smallest unit of logic in the FLEX 8000 architecture, with a compact size that provides efficient logic utilization. Each LE contains a 4-input LUT, a programmable flipflop, a carry chain, and cascade chain. [Figure 3](#) shows a block diagram of an LE.

Figure 3. FLEX 8000 LE



The LUT is a function generator that can quickly compute any function of four variables. The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock, clear, and preset control signals on the flipflop can be driven by dedicated input pins, general-purpose I/O pins, or any internal logic. For purely combinatorial functions, the flipflop is bypassed and the output of the LUT goes directly to the output of the LE.

The FLEX 8000 architecture provides two dedicated high-speed data paths—carry chains and cascade chains—that connect adjacent LEs without using local interconnect paths. The carry chain supports high-speed counters and adders; the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in an LAB and all LABs in the same row. Heavy use of carry and cascade chains can reduce routing flexibility. Therefore, the use of carry and cascade chains should be limited to speed-critical portions of a design.


Carry Chain

The carry chain provides a very fast (less than 1 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit moves forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 8000 architecture to implement high-speed counters and adders of arbitrary width. The MAX+PLUS II Compiler can create carry chains automatically during design processing; designers can also insert carry chain logic manually during design entry.

Figure 4 shows how an n -bit full adder can be implemented in $n + 1$ LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register is typically bypassed for simple adders, but can be used for an accumulator function. Another portion of the LUT and the carry chain logic generate the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to another LE, where it can be used as a general-purpose signal. In addition to mathematical functions, carry chain logic supports very fast counters and comparators.


Figure 10. FLEX 8000 IOE

Numbers in parentheses are for EPF81500A devices only.



Row-to-IOE Connections

Figure 11 illustrates the connection between row interconnect channels and IOEs. An input signal from an IOE can drive two separate row channels. When an IOE is used as an output, the signal is driven by an n-to-1 multiplexer that selects the row channels. The size of the multiplexer varies with the number of columns in a device. EPF81500A devices use a 27-to-1 multiplexer; EPF81188A, EPF8820A, EPF8636A, and EPF8452A devices use a 21-to-1 multiplexer; and EPF8282A and EPF8282AV devices use a 13-to-1 multiplexer. Eight IOEs are connected to each side of the row channels.

Figure 12. FLEX 8000 Column-to-IOE Connections

In addition to general-purpose I/O pins, FLEX 8000 devices have four dedicated input pins. These dedicated inputs provide low-skew, device-wide signal distribution, and are typically used for global clock, clear, and preset control signals. The signals from the dedicated inputs are available as control signals for all LABs and I/O elements in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device.

Signals enter the FLEX 8000 device either from the I/O pins that provide general-purpose input capability or from the four dedicated inputs. The IOEs are located at the ends of the row and column interconnect channels.

I/O pins can be used as input, output, or bidirectional pins. Each I/O pin has a register that can be used either as an input register for external data that requires fast setup times, or as an output register for data that requires fast clock-to-output performance. The MAX+PLUS II Compiler uses the programmable inversion option to invert signals automatically from the row and column interconnect when appropriate.

The clock, clear, and output enable controls for the IOEs are provided by a network of I/O control signals. These signals can be supplied by either the dedicated input pins or by internal logic. The IOE control-signal paths are designed to minimize the skew across the device. All control-signal sources are buffered onto high-speed drivers that drive the signals around the periphery of the device. This “peripheral bus” can be configured to provide up to four output enable signals (10 in EPF81500A devices), and up to two clock or clear signals. [Figure 13 on page 22](#) shows how two output enable signals are shared with one clock and one clear signal.

Table 8. JTAG Timing Parameters & Values

Symbol	Parameter	EPF8282A EPF8282AV EPF8636A EPF8820A EPF81500A		Unit
		Min	Max	
t_{JCP}	TCK clock period	100		ns
t_{JCH}	TCK clock high time	50		ns
t_{JCL}	TCK clock low time	50		ns
t_{JPSU}	JTAG port setup time	20		ns
t_{JPH}	JTAG port hold time	45		ns
$t_{JP\text{CO}}$	JTAG port clock to output		25	ns
t_{JPZX}	JTAG port high-impedance to valid output		25	ns
t_{JPXZ}	JTAG port valid output to high-impedance		25	ns
t_{JSSU}	Capture register setup time	20		ns
t_{JSH}	Capture register hold time	45		ns
$t_{JS\text{CO}}$	Update register clock to output		35	ns
t_{JSZX}	Update register high-impedance to valid output		35	ns
t_{JSXZ}	Update register valid output to high-impedance		35	ns



For detailed information on JTAG operation in FLEX 8000 devices, refer to [Application Note 39 \(IEEE 1149.1 \(JTAG\) Boundary-Scan Testing in Altera Devices\)](#).

Generic Testing

Each FLEX 8000 device is functionally tested and specified by Altera. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% configuration yield. AC test measurements for FLEX 8000 devices are made under conditions equivalent to those shown in [Figure 15](#). Designers can use multiple test patterns to configure devices during all stages of the production flow.

Table 10. FLEX 8000 5.0-V Device Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
V_{CCIO}	Supply voltage for output buffers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
V_I	Input voltage		-0.5	$V_{CCINT} + 0.5$	V
V_O	Output voltage		0	V_{CCIO}	V
T_A	Operating temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
t_R	Input rise time			40	ns
t_F	Input fall time			40	ns

Table 11. FLEX 8000 5.0-V Device DC Operating Conditions *Notes (5), (6)*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IH}	High-level input voltage		2.0		$V_{CCINT} + 0.5$	V
V_{IL}	Low-level input voltage		-0.5		0.8	V
V_{OH}	5.0-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}$ (7) $V_{CCIO} = 4.75 \text{ V}$	2.4			V
	3.3-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}$ (7) $V_{CCIO} = 3.00 \text{ V}$	2.4			V
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}$ (7) $V_{CCIO} = 3.00 \text{ V}$	$V_{CCIO} - 0.2$			V
V_{OL}	5.0-V low-level TTL output voltage	$I_{OL} = 12 \text{ mA DC}$ (7) $V_{CCIO} = 4.75 \text{ V}$			0.45	V
	3.3-V low-level TTL output voltage	$I_{OL} = 12 \text{ mA DC}$ (7) $V_{CCIO} = 3.00 \text{ V}$			0.45	V
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC}$ (7) $V_{CCIO} = 3.00 \text{ V}$			0.2	V
I_I	Input leakage current	$V_I = V_{CC}$ or ground	-10		10	µA
I_{OZ}	Tri-state output off-state current	$V_O = V_{CC}$ or ground	-40		40	µA
I_{CC0}	V_{CC} supply current (standby)	$V_I = \text{ground, no load}$		0.5	10	mA

Table 12. FLEX 8000 5.0-V Device Capacitance Note (8)

Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF

Notes to tables:

- (1) See the *Operating Requirements for Altera Devices Data Sheet*.
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 7.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) The maximum V_{CC} rise time is 100 ms.
- (4) Numbers in parentheses are for industrial-temperature-range devices.
- (5) Typical values are for T_A = 25°C and V_{CC} = 5.0 V.
- (6) These values are specified in Table 10 on page 28.
- (7) The I_{OH} parameter refers to high-level TTL or CMOS output current; the I_{OL} parameter refers to low-level TTL or CMOS output current.
- (8) Capacitance is sample-tested only.

Tables 13 through 16 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 3.3-V FLEX 8000 devices.

Table 13. FLEX 8000 3.3-V Device Absolute Maximum Ratings Note (1)

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply voltage	With respect to ground (2)	-2.0	5.3	V
V _I	DC input voltage		-2.0	5.3	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C
T _J	Junction temperature	Plastic packages, under bias		135	°C

Table 14. FLEX 8000 3.3-V Device Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply voltage	(3)	3.0	3.6	V
V _I	Input voltage		-0.3	V _{CC} + 0.3	V
V _O	Output voltage		0	V _{CC}	V
T _A	Operating temperature	For commercial use	0	70	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Table 24. EPF8282A LE Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t_{LUT}		2.0		2.5		3.2	ns	
t_{CLUT}		0.0		0.0		0.0	ns	
t_{RLUT}		0.9		1.1		1.5	ns	
t_{GATE}		0.0		0.0		0.0	ns	
t_{CASC}		0.6		0.7		0.9	ns	
t_{CICO}		0.4		0.5		0.6	ns	
t_{CGEN}		0.4		0.5		0.7	ns	
t_{CGENR}		0.9		1.1		1.5	ns	
t_C		1.6		2.0		2.5	ns	
t_{CH}	4.0		4.0		4.0		ns	
t_{CL}	4.0		4.0		4.0		ns	
t_{CO}		0.4		0.5		0.6	ns	
t_{COMB}		0.4		0.5		0.6	ns	
t_{SU}	0.8		1.1		1.2		ns	
t_H	0.9		1.1		1.5		ns	
t_{PRE}		0.6		0.7		0.8	ns	
t_{CLR}		0.6		0.7		0.8	ns	

Table 25. EPF8282A External Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t_{DRR}		15.8		19.8		24.8	ns	
t_{ODH}	1.0		1.0		1.0		ns	

Table 26. EPF8282AV I/O Element Timing Parameters

Symbol	Speed Grade				Unit	
	A-3		A-4			
	Min	Max	Min	Max		
t_{IOD}		0.9		2.2	ns	
t_{IOC}		1.9		2.0	ns	
t_{IOE}		1.9		2.0	ns	
t_{OCO}		1.0		2.0	ns	
$t_{IOPCOMB}$		0.1		0.0	ns	
t_{IOSU}	1.8		2.8		ns	
t_{IOH}	0.0		0.2		ns	
t_{IOCLR}		1.2		2.3	ns	
t_{IN}		1.7		3.4	ns	
t_{OD1}		1.7		4.1	ns	
t_{OD2}		—		—	ns	
t_{OD3}		5.2		7.1	ns	
t_{XZ}		1.8		4.3	ns	
t_{ZX1}		1.8		4.3	ns	
t_{ZX2}		—		—	ns	
t_{ZX3}		5.3		8.3	ns	

Table 27. EPF8282AV Interconnect Timing Parameters

Symbol	Speed Grade				Unit	
	A-3		A-4			
	Min	Max	Min	Max		
$t_{LABCASC}$		0.4		1.3	ns	
$t_{LABCARRY}$		0.4		0.8	ns	
t_{LOCAL}		0.8		1.5	ns	
t_{ROW}		4.2		6.3	ns	
t_{COL}		2.5		3.8	ns	
t_{DIN_C}		5.5		8.0	ns	
t_{DIN_D}		7.2		10.8	ns	
t_{DIN_IO}		5.5		9.0	ns	

Table 28. EPF8282AV Logic Element Timing Parameters

Symbol	Speed Grade				Unit	
	A-3		A-4			
	Min	Max	Min	Max		
t_{LUT}		3.2		7.3	ns	
t_{CLUT}		0.0		1.4	ns	
t_{RLUT}		1.5		5.1	ns	
t_{GATE}		0.0		0.0	ns	
t_{CASC}		0.9		2.8	ns	
t_{CICO}		0.6		1.5	ns	
t_{CGEN}		0.7		2.2	ns	
t_{CGENR}		1.5		3.7	ns	
t_C		2.5		4.7	ns	
t_{CH}	4.0		6.0		ns	
t_{CL}	4.0		6.0		ns	
t_{CO}		0.6		0.9	ns	
t_{COMB}		0.6		0.9	ns	
t_{SU}	1.2		2.4		ns	
t_H	1.5		4.6		ns	
t_{PRE}		0.8		1.3	ns	
t_{CLR}		0.8		1.3	ns	

Table 29. EPF8282AV External Timing Parameters

Symbol	Speed Grade				Unit	
	A-3		A-4			
	Min	Max	Min	Max		
t_{DRR}		24.8		50.1	ns	
t_{ODH}	1.0		1.0		ns	

Table 34. EPF8636A I/O Element Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t_{IOD}		0.7		0.8		0.9	ns	
t_{IOC}		1.7		1.8		1.9	ns	
t_{IOE}		1.7		1.8		1.9	ns	
t_{IOCO}		1.0		1.0		1.0	ns	
$t_{IOWCOMB}$		0.3		0.2		0.1	ns	
t_{IOSU}	1.4		1.6		1.8		ns	
t_{IOH}	0.0		0.0		0.0		ns	
t_{IOCLR}		1.2		1.2		1.2	ns	
t_{IN}		1.5		1.6		1.7	ns	
t_{OD1}		1.1		1.4		1.7	ns	
t_{OD2}		1.6		1.9		2.2	ns	
t_{OD3}		4.6		4.9		5.2	ns	
t_{XZ}		1.4		1.6		1.8	ns	
t_{ZX1}		1.4		1.6		1.8	ns	
t_{ZX2}		1.9		2.1		2.3	ns	
t_{ZX3}		4.9		5.1		5.3	ns	

Table 35. EPF8636A Interconnect Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{LABCASC}$		0.3		0.4		0.4	ns	
$t_{LABCCARRY}$		0.3		0.4		0.4	ns	
t_{LOCAL}		0.5		0.5		0.7	ns	
t_{ROW}		5.0		5.0		5.0	ns	
t_{COL}		3.0		3.0		3.0	ns	
t_{DIN_C}		5.0		5.0		5.5	ns	
t_{DIN_D}		7.0		7.0		7.5	ns	
t_{DIN_IO}		5.0		5.0		5.5	ns	

Table 42. EPF81188A I/O Element Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t_{IOD}		0.7		0.8		0.9	ns	
t_{IOC}		1.7		1.8		1.9	ns	
t_{IOE}		1.7		1.8		1.9	ns	
t_{IOCO}		1.0		1.0		1.0	ns	
t_{IOCOMB}		0.3		0.2		0.1	ns	
t_{IOSU}	1.4		1.6		1.8		ns	
t_{IOH}	0.0		0.0		0.0		ns	
t_{IOCLR}		1.2		1.2		1.2	ns	
t_{IN}		1.5		1.6		1.7	ns	
t_{OD1}		1.1		1.4		1.7	ns	
t_{OD2}		1.6		1.9		2.2	ns	
t_{OD3}		4.6		4.9		5.2	ns	
t_{XZ}		1.4		1.6		1.8	ns	
t_{ZX1}		1.4		1.6		1.8	ns	
t_{ZX2}		1.9		2.1		2.3	ns	
t_{ZX3}		4.9		5.1		5.3	ns	

Table 43. EPF81188A Interconnect Timing Parameters



Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{LABCASC}$		0.3		0.3		0.4	ns	
$t_{LABCARRY}$		0.3		0.3		0.4	ns	
t_{LOCAL}		0.5		0.6		0.8	ns	
t_{ROW}		5.0		5.0		5.0	ns	
t_{COL}		3.0		3.0		3.0	ns	
t_{DIN_C}		5.0		5.0		5.5	ns	
t_{DIN_D}		7.0		7.0		7.5	ns	
t_{DIN_IO}		5.0		5.0		5.5	ns	

Table 46. EPF81500A I/O Element Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t_{IOD}		0.7		0.8		0.9	ns	
t_{IOC}		1.7		1.8		1.9	ns	
t_{IOE}		1.7		1.8		1.9	ns	
t_{IOCO}		1.0		1.0		1.0	ns	
t_{IOCOMB}		0.3		0.2		0.1	ns	
t_{IOSU}	1.4		1.6		1.8		ns	
t_{IOH}	0.0		0.0		0.0		ns	
t_{IOCLR}		1.2		1.2		1.2	ns	
t_{IN}		1.5		1.6		1.7	ns	
t_{OD1}		1.1		1.4		1.7	ns	
t_{OD2}		1.6		1.9		2.2	ns	
t_{OD3}		4.6		4.9		5.2	ns	
t_{XZ}		1.4		1.6		1.8	ns	
t_{ZX1}		1.4		1.6		1.8	ns	
t_{ZX2}		1.9		2.1		2.3	ns	
t_{ZX3}		4.9		5.1		5.3	ns	

Table 47. EPF81500A Interconnect Timing Parameters

Symbol	Speed Grade						Unit	
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
$t_{LABCASC}$		0.3		0.3		0.4	ns	
$t_{LABCARRY}$		0.3		0.3		0.4	ns	
t_{LOCAL}		0.5		0.6		0.8	ns	
t_{ROW}		6.2		6.2		6.2	ns	
t_{COL}		3.0		3.0		3.0	ns	
t_{DIN_C}		5.0		5.0		5.5	ns	
t_{DIN_D}		8.2		8.2		8.7	ns	
t_{DIN_IO}		5.0		5.0		5.5	ns	

Figure 20. FLEX 8000 $I_{CCACTIVE}$ vs. Operating Frequency**5.0-V FLEX 8000 Devices****3.3-V FLEX 8000 Devices**

Configuration & Operation



The FLEX 8000 architecture supports several configuration schemes to load a design into the device(s) on the circuit board. This section summarizes the device operating modes and available device configuration schemes.

For more information, go to [Application Note 33 \(Configuring FLEX 8000 Devices\)](#) and [Application Note 38 \(Configuring Multiple FLEX 8000 Devices\)](#).

Table 52. FLEX 8000 84-, 100-, 144- & 160-Pin Package Pin-Outs (Part 2 of 3)

Pin Name	84-Pin PLCC EPF8282A	84-Pin PLCC EPF8452A EPF8636A	100-Pin TQFP EPF8282A EPF8282AV	100-Pin TQFP EPF8452A	144-Pin TQFP EPF8820A	160-Pin PGA EPF8452A	160-Pin PQFP EPF8820A (1)
ADD0	78	76	78	77	106	N3	6
DATA7	3	2	90	89	131	P8	140
DATA6	4	4	91	91	132	P10	139
DATA5	6	6	92	95	133	R12	138
DATA4	7	7	95	96	134	R13	136
DATA3	8	8	97	97	135	P13	135
DATA2	9	9	99	98	137	R14	133
DATA1	13	13	4	4	138	N15	132
DATA0	14	14	5	5	140	K13	129
SDOUT (3)	79	78	79	79	23	P4	97
TDI (4)	55	45 (5)	54	—	96	—	17
TDO (4)	27	27 (5)	18	—	18	—	102
TCK (4), (6)	72	44 (5)	72	—	88	—	27
TMS (4)	20	43 (5)	11	—	86	—	29
TRST (7)	52	52 (8)	50	—	71	—	45
Dedicated Inputs (10)	12, 31, 54, 73	12, 31, 54, 73	3, 23, 53, 73	3, 24, 53, 74	9, 26, 82, 99	C3, D14, N2, R15	14, 33, 94, 113
VCCINT	17, 38, 59, 80	17, 38, 59, 80	6, 20, 37, 56, 70, 87	9, 32, 49, 59, 82	8, 28, 70, 90, 111	B2, C4, D3, D8, D12, G3, G12, H4, H13, J3, J12, M4, M7, M9, M13, N12	3, 24, 46, 92, 114, 160
VCCIO	—	—	—	—	16, 40, 60, 69, 91, 112, 122, 141	—	23, 47, 57, 69, 79, 104, 127, 137, 149, 159

Table 53. FLEX 8000 160-, 192- & 208-Pin Package Pin-Outs (Part 1 of 2)

Pin Name	160-Pin PQFP EPF8452A	160-Pin PQFP EPF8636A	192-Pin PGA EPF8636A EPF8820A	208-Pin PQFP EPF8636A (1)	208-Pin PQFP EPF8820A (1)	208-Pin PQFP EPF81188A (1)
nSP (2)	120	1	R15	207	207	5
MSEL0 (2)	117	3	T15	4	4	21
MSEL1 (2)	84	38	T3	49	49	33
nSTATUS (2)	37	83	B3	108	108	124
nCONFIG (2)	40	81	C3	103	103	107
DCLK (2)	1	120	C15	158	158	154
CONF_DONE (2)	4	118	B15	153	153	138
nWS	30	89	C5	114	114	118
nRS	71	50	B5	66	116	121
RDCLK	73	48	C11	64	137	137
nCS	29	91	B13	116	145	142
CS	27	93	A16	118	148	144
RDYnBUSY	125	155	A8	201	127	128
CLKUSR	76	44	A10	59	134	134
ADD17	78	43	R5	57	43	46
ADD16	91	33	U3	43	42	45
ADD15	92	31	T5	41	41	44
ADD14	94	29	U4	39	40	39
ADD13	95	27	R6	37	39	37
ADD12	96	24	T6	31	35	36
ADD11	97	23	R7	30	33	31
ADD10	98	22	T7	29	31	30
ADD9	99	21	T8	28	29	29
ADD8	101	20	U9	24	25	26
ADD7	102	19	U10	23	23	25
ADD6	103	18	U11	22	21	24
ADD5	104	17	U12	21	19	18
ADD4	105	13	R12	14	14	17
ADD3	106	11	U14	12	13	16
ADD2	109	9	U15	10	11	10
ADD1	110	7	R13	8	10	9
ADD0	123	157	U16	203	9	8
DATA7	144	137	H17	178	178	177
DATA6	150	132	G17	172	176	175
DATA5	152	129	F17	169	174	172

Table 54. FLEX 8000 225-, 232-, 240-, 280- & 304-Pin Package Pin-Outs (Part 1 of 3)

Pin Name	225-Pin BGA EPF8820A	232-Pin PGA EPF81188A	240-Pin PQFP EPF81188A	240-Pin PQFP EPF81500A	280-Pin PGA EPF81500A	304-Pin RQFP EPF81500A
nSP (2)	A15	C14	237	237	W1	304
MSEL0 (2)	B14	G15	21	19	N1	26
MSEL1 (2)	R15	L15	40	38	H3	51
nSTATUS (2)	P2	L3	141	142	G19	178
nCONFIG (2)	R1	R4	117	120	B18	152
DCLK (2)	B2	C4	184	183	U18	230
CONF_DONE (2)	A1	G3	160	161	M16	204
nWS	L4	P1	133	134	F18	167
nRS	K5	N1	137	138	G18	171
RDCLK	F1	G2	158	159	M17	202
nCS	D1	E2	166	167	N16	212
CS	C1	E3	169	170	N18	215
RDYnBUSY	J3	K2	146	147	J17	183
CLKUSR	G2	H2	155	156	K19	199
ADD17	M14	R15	58	56	E3	73
ADD16	L12	T17	56	54	E2	71
ADD15	M15	P15	54	52	F4	69
ADD14	L13	M14	47	45	G1	60
ADD13	L14	M15	45	43	H2	58
ADD12	K13	M16	43	41	H1	56
ADD11	K15	K15	36	34	J3	47
ADD10	J13	K17	34	32	K3	45
ADD9	J15	J14	32	30	K4	43
ADD8	G14	J15	29	27	L1	34
ADD7	G13	H17	27	25	L2	32
ADD6	G11	H15	25	23	M1	30
ADD5	F14	F16	18	16	N2	20
ADD4	E13	F15	16	14	N3	18
ADD3	D15	F14	14	12	N4	16
ADD2	D14	D15	7	5	U1	8
ADD1	E12	B17	5	3	U2	6
ADD0	C15	C15	3	1	V1	4
DATA7	A7	A7	205	199	W13	254
DATA6	D7	D8	203	197	W14	252
DATA5	A6	B7	200	196	W15	250

