# E·XFL

# Intel - EPF8820AQC160-3 Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

De	tai	ls		

Product Status	Obsolete
Number of LABs/CLBs	84
Number of Logic Elements/Cells	672
Total RAM Bits	-
Number of I/O	120
Number of Gates	8000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf8820aqc160-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

JTAG BST circuitry	Yes	No	Yes	Yes	No	Yes

# ...and More Features

Peripheral register for fast setup and clock-to-output delay
 Fabricated on an educated CDAM succession

- Fabricated on an advanced SRAM process
  - Available in a variety of packages with 84 to 304 pins (see Table 2)
     Software design support and automatic place-and-route provided by the Altera<sup>®</sup> MAX+PLUS<sup>®</sup> II development system for Windows-based PCs, as well as Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations
  - Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and Veribest

Table 2. FLE	X 8000 F	Package	Options	& I/O Pil	n Count	Not	e (1)					
Device	84- Pin PLCC	100- Pin TQFP	144- Pin TQFP	160- Pin PQFP	160- Pin PGA	192- Pin PGA	208- Pin PQFP	225- Pin BGA	232- Pin PGA	240- Pin PQFP	280- Pin PGA	304- Pin RQFP
EPF8282A	68	78										
EPF8282AV		78										
EPF8452A	68	68		120	120							
EPF8636A	68			118		136	136					
EPF8820A			112	120		152	152	152				
EPF81188A							148		184	184		
EPF81500A										181	208	208

#### Note:

(1) FLEX 8000 device package types include plastic J-lead chip carrier (PLCC), thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), ball-grid array (BGA), and pin-grid array (PGA) packages.

# General Description

Altera's Flexible Logic Element MatriX (FLEX<sup>®</sup>) family combines the benefits of both erasable programmable logic devices (EPLDs) and fieldprogrammable gate arrays (FPGAs). The FLEX 8000 device family is ideal for a variety of applications because it combines the fine-grained architecture and high register count characteristics of FPGAs with the high speed and predictable interconnect delays of EPLDs. Logic is implemented in LEs that include compact 4-input look-up tables (LUTs) and programmable registers. High performance is provided by a fast, continuous network of routing resources.

# **Logic Array Block**

A logic array block (LAB) consists of eight LEs, their associated carry and cascade chains, LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure of the FLEX 8000 architecture. This structure enables FLEX 8000 devices to provide efficient routing, high device utilization, and high performance. Figure 2 shows a block diagram of the FLEX 8000 LAB.



**Altera Corporation** 

#### Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in signal are the inputs to a 4-input LUT. Using a configurable SRAM bit, the MAX+PLUS II Compiler automatically selects the carry-in or the DATA3 signal as an input. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. The LE-Out signal—the data output of the LE—is either the combinatorial output of the LUT and cascade chain, or the data output (Q) of the programmable register.

#### Arithmetic Mode

The arithmetic mode offers two 3-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT provides a 3-bit function; the other generates a carry bit. As shown in Figure 6, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three bits: a, b, and the carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports a cascade chain.

#### Up/Down Counter Mode

The up/down counter mode offers counter enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Two 3-input LUTs are used: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals, without using the LUT resources.

#### **Clearable Counter Mode**

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control; the clear function is substituted for the cascade-in signal in the up/down counter mode. Two 3-input LUTs are used: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer, and the output of this multiplexer is ANDed with a synchronous clear.

#### Asynchronous Clear

A register is cleared by one of the two LABCTRL signals. When the CLRn port receives a low signal, the register is set to zero.

#### **Asynchronous Preset**

An asynchronous preset is implemented as either an asynchronous load or an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a 1 into the register. Alternatively, the MAX+PLUS II software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

#### Asynchronous Clear & Preset

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. The DATA3 input is tied to VCC; therefore, asserting LABCTRL1 asynchronously loads a 1 into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

#### Asynchronous Load with Clear

When implementing an asynchronous load with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear.

#### Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with a preset, the MAX+PLUS II software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 clears the register, while asserting LABCTRL1 loads the register. The MAX+PLUS II software inverts the signal that drives the DATA3 signal to account for the inversion of the register's output.

#### Asynchronous Load without Clear or Preset

When implementing an asynchronous load without the clear or preset, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

#### FastTrack Interconnect

In the FLEX 8000 architecture, connections between LEs and device I/O pins are provided by the FastTrack Interconnect, a series of continuous horizontal (row) and vertical (column) routing channels that traverse the entire FLEX 8000 device. This device-wide routing structure provides predictable performance even in complex designs. In contrast, the segmented routing structure in FPGAs requires switch matrices to connect a variable number of routing paths, which increases the delays between logic resources and reduces performance.

The LABs within FLEX 8000 devices are arranged into a matrix of columns and rows. Each row of LABs has a dedicated row interconnect that routes signals both into and out of the LABs in the row. The row interconnect can then drive I/O pins or feed other LABs in the device. Figure 8 shows how an LE drives the row and column interconnect.

Figure 8. FLEX 8000 LAB Connections to Row & Column Interconnect





#### Figure 11. FLEX 8000 Row-to-IOE Connections

Numbers in parentheses are for EPF81500A devices. See Note (1).



#### Note:

- (1) n = 13 for EPF8282A and EPF8282AV devices.
  - *n* = 21 for EPF8452A, EPF8636A, EPF8820A, and EPF81188A devices.
    - n = 27 for EPF81500A devices.

Column-to-IOE Connections

Two IOEs are located at the top and bottom of the column channels (see Figure 12). When an IOE is used as an input, it can drive up to two separate column channels. The output signal to an IOE can choose from 8 of the 16 column channels through an 8-to-1 multiplexer.

## MultiVolt I/O Interface

The FLEX 8000 device architecture supports the MultiVolt I/O interface feature, which allows EPF81500A, EPF81188A, EPF8820A, and EPF8636A devices to interface with systems with differing supply voltages. These devices in all packages—except for EPF8636A devices in 84-pin PLCC packages—can be set for 3.3-V or 5.0-V I/O pin operation. These devices have one set of V<sub>CC</sub> pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCINT pins must always be connected to a 5.0-V power supply. With a 5.0-V V<sub>CCINT</sub> level, input voltages are at TTL levels and are therefore compatible with 3.3-V and 5.0-V inputs.

The VCCIO pins can be connected to either a 3.3-V or 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 5.0-V power supply, the output levels are compatible with 5.0-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V<sub>CCIO</sub> levels lower than 4.75 V incur a nominally greater timing delay of  $t_{OD2}$  instead of  $t_{OD1}$ . See Table 8 on page 26.

# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

The EPF8282A, EPF8282AV, EPF8636A, EPF8820A, and EPF81500A devices provide JTAG BST circuitry. FLEX 8000 devices with JTAG circuitry support the JTAG instructions shown in Table 6.

Table 6. EPF8282A,	EPF8282AV, EPF8636A, EPF8820A & EPF81500A JTAG Instructions
JTAG Instruction	Description
SAMPLE/PRELOAD	Allows a snapshot of the signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through the selected device to adjacent devices during normal device operation.

The instruction register length for FLEX 8000 devices is three bits. Table 7 shows the boundary-scan register length for FLEX 8000 devices.

able 7. FLEX 8000 Boundary-Scan Register Length		
Device	Boundary-Scan Register Length	
EPF8282A, EPF8282AV	273	
EPF8636A	417	
EPF8820A	465	
EPF81500A	645	

FLEX 8000 devices that support JTAG include weak pull-ups on the JTAG pins. Figure 14 shows the timing requirements for the JTAG signals.

#### Figure 14. EPF8282A, EPF8282AV, EPF8636A, EPF8820A & EPF81500A JTAG Waveforms



Table 8 shows the timing parameters and values for EPF8282A, EPF8282AV, EPF8636A, EPF8820A, and EPF81500A devices.

Symbol	Parameter	EPF8	282AV 636A	Unit
		Min	Мах	
t <sub>JCP</sub>	TCK clock period	100		ns
t <sub>JCH</sub>	TCK clock high time	50		ns
t <sub>JCL</sub>	TCK clock low time	50		ns
t <sub>JPSU</sub>	JTAG port setup time	20		ns
t <sub>JPH</sub>	JTAG port hold time	45		ns
t <sub>JPCO</sub>	JTAG port clock to output		25	ns
t <sub>JPZX</sub>	JTAG port high-impedance to valid output		25	ns
t <sub>JPXZ</sub>	JTAG port valid output to high-impedance		25	ns
t <sub>JSSU</sub>	Capture register setup time	20		ns
t <sub>JSH</sub>	Capture register hold time	45		ns
t <sub>JSCO</sub>	Update register clock to output		35	ns
t <sub>JSZX</sub>	Update register high-impedance to valid output		35	ns
t <sub>JSXZ</sub>	Update register valid output to high-impedance		35	ns

For detailed information on JTAG operation in FLEX 8000 devices, refer to *Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)*.

# **Generic Testing**

Each FLEX 8000 device is functionally tested and specified by Altera. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% configuration yield. AC test measurements for FLEX 8000 devices are made under conditions equivalent to those shown in Figure 15. Designers can use multiple test patterns to configure devices during all stages of the production flow.

#### FLEX 8000 Programmable Logic Device Family Data Sheet

Table 1	5. FLEX 8000 3.3-V Device DC (	<b>Operating Conditions</b> Note (4	4)			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	High-level input voltage		2.0		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Low-level input voltage		-0.3		0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -0.1 mA DC <i>(</i> 5 <i>)</i>	$V_{CC} - 0.2$			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA DC <i>(</i> 5 <i>)</i>			0.45	V
I <sub>I</sub>	Input leakage current	$V_{I} = V_{CC}$ or ground	-10		10	μA
I <sub>OZ</sub>	Tri-state output off-state current	$V_{O} = V_{CC}$ or ground	-40		40	μA
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby)	V <sub>I</sub> = ground, no load (6)		0.3	10	mA

Table 1	6. FLEX 8000 3.3-V Device Cap	acitance Note (7)			
Symbol	Parameter	Conditions	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		10	pF
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		10	pF

#### Notes to tables:

(1) See the Operating Requirements for Altera Devices Data Sheet.

(2) Minimum DC input voltage is -0.3 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.3 V for input currents less than 100 mA and periods shorter than 20 ns.

(3) The maximum  $V_{CC}$  rise time is 100 ms.  $\overline{V}_{CC}$  must rise monotonically.

(4) These values are specified in Table 14 on page 29.

(5) The I<sub>OH</sub> parameter refers to high-level TTL output current; the I<sub>OL</sub> parameter refers to low-level TTL output current.

(6) Typical values are for  $T_A = 25^\circ \text{ C}$  and  $V_{CC} = 3.3 \text{ V}$ .

(7) Capacitance is sample-tested only.

Figure 16 shows the typical output drive characteristics of 5.0-V FLEX 8000 devices. The output driver is compliant with *PCI Local Bus Specification, Revision* 2.2.

Table 17. F	ELEX 8000 Internal Timing Parameters Note (1)
Symbol	Parameter
t <sub>IOD</sub>	IOE register data delay
t <sub>IOC</sub>	IOE register control signal delay
t <sub>IOE</sub>	Output enable delay
t <sub>IOCO</sub>	IOE register clock-to-output delay
t <sub>IOCOMB</sub>	IOE combinatorial delay
t <sub>IOSU</sub>	IOE register setup time before clock; IOE register recovery time after asynchronous clear
t <sub>IOH</sub>	IOE register hold time after clock
t <sub>IOCLR</sub>	IOE register clear delay
t <sub>IN</sub>	Input pad and buffer delay
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = 5.0 \text{ V C1} = 35 \text{ pF}$ (2)
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off, $V_{CCIO}$ = 3.3 V C1 = 35 pF (2)
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on, C1 = 35 pF (3)
t <sub>XZ</sub>	Output buffer disable delay, C1 = 5 pF
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off, $V_{CCIO}$ = 5.0 V, C1 = 35 pF (2)
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off, $V_{CCIO}$ = 3.3 V, C1 = 35 pF (2)
t <sub>ZX3</sub>	Output buffer enable delay, slow slew rate = on, C1 = 35 pF $(3)$

Symbol	Parameter
t <sub>LUT</sub>	LUT delay for data-in
t <sub>CLUT</sub>	LUT delay for carry-in
t <sub>RLUT</sub>	LUT delay for LE register feedback
t <sub>GATE</sub>	Cascade gate delay
t <sub>CASC</sub>	Cascade chain routing delay
t <sub>CICO</sub>	Carry-in to carry-out delay
t <sub>CGEN</sub>	Data-in to carry-out delay
t <sub>CGENR</sub>	LE register feedback to carry-out delay
t <sub>C</sub>	LE register control signal delay
t <sub>CH</sub>	LE register clock high time
t <sub>CL</sub>	LE register clock low time
t <sub>CO</sub>	LE register clock-to-output delay
t <sub>COMB</sub>	Combinatorial delay
t <sub>SU</sub>	LE register setup time before clock; LE register recovery time after asynchronous preset, clear, or load
t <sub>H</sub>	LE register hold time after clock
t <sub>PRE</sub>	LE register preset delay
t <sub>CLR</sub>	LE register clear delay

Altera Corporation

Symbol	Parameter
t <sub>LABCASC</sub>	Cascade delay between LEs in different LABs
t <sub>LABCARRY</sub>	Carry delay between LEs in different LABs
t <sub>LOCAL</sub>	LAB local interconnect delay
t <sub>ROW</sub>	Row interconnect routing delay (4)
t <sub>COL</sub>	Column interconnect routing delay
t <sub>DIN_C</sub>	Dedicated input to LE control delay
t <sub>DIN_D</sub>	Dedicated input to LE data delay (4)
t <sub>DIN IO</sub>	Dedicated input to IOE control delay

#### Table 20. FLEX 8000 External Reference Timing Characteristics Note (5)

Symbol	Parameter							
t <sub>DRR</sub>	Register-to-register delay via 4 LEs, 3 row interconnects, and 4 local interconnects (6)							
t <sub>ODH</sub>	Output data hold time after clock (7)							

Notes to tables:

- Internal timing parameters cannot be measured explicitly. They are worst-case delays based on testable and external parameters specified by Altera. Internal timing parameters should be used for estimating device performance. Post-compilation timing simulation or timing analysis is required to determine actual worst-case performance.
- (2) These values are specified in Table 10 on page 28 or Table 14 on page 29.
- (3) For the  $t_{OD3}$  and  $t_{ZX3}$  parameters,  $V_{CCIO} = 3.3$  V or 5.0 V.
- (4) The  $t_{ROW}$  and  $t_{DIN_D}$  delays are worst-case values for typical applications. Post-compilation timing simulation or timing analysis is required to determine actual worst-case performance.
- (5) External reference timing characteristics are factory-tested, worst-case values specified by Altera. A representative subset of signal paths is tested to approximate typical device applications.
- (6) For more information on test conditions, see Application Note 76 (Understanding FLEX 8000 Timing).
- (7) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies to global and non-global clocking, and for LE and I/O element registers.

The FLEX 8000 timing model shows the delays for various paths and functions in the circuit. See Figure 19. This model contains three distinct parts: the LE; the IOE; and the interconnect, including the row and column FastTrack Interconnect, LAB local interconnect, and carry and cascade interconnect paths. Each parameter shown in Figure 19 is expressed as a worst-case value in Tables 22 through 49. Hand-calculations that use the FLEX 8000 timing model and these timing parameters can be used to estimate FLEX 8000 device performance. Timing simulation or timing analysis after compilation is required to determine the final worst-case performance. Table 21 summarizes the interconnect paths shown in Figure 19.



For more information on timing parameters, go to *Application Note 76* (*Understanding FLEX 8000 Timing*).

Altera Corporation



# Figure 19. FLEX 8000 Timing Model

Symbol	Speed Grade							
	A-2		A-3		A-4			
	Min	Max	Min	Max	Min	Max		
t <sub>IOD</sub>		0.7		0.8		0.9	ns	
t <sub>IOC</sub>		1.7		1.8		1.9	ns	
t <sub>IOE</sub>		1.7		1.8		1.9	ns	
t <sub>IOCO</sub>		1.0		1.0		1.0	ns	
t <sub>IOCOMB</sub>		0.3		0.2		0.1	ns	
t <sub>IOSU</sub>	1.4		1.6		1.8		ns	
t <sub>IOH</sub>	0.0		0.0		0.0		ns	
t <sub>IOCLR</sub>		1.2		1.2		1.2	ns	
t <sub>IN</sub>		1.5		1.6		1.7	ns	
t <sub>OD1</sub>		1.1		1.4		1.7	ns	
t <sub>OD2</sub>		-		-		-	ns	
t <sub>OD3</sub>		4.6		4.9		5.2	ns	
t <sub>XZ</sub>		1.4		1.6		1.8	ns	
t <sub>ZX1</sub>		1.4		1.6		1.8	ns	
t <sub>ZX2</sub>		-		-		-	ns	
t <sub>ZX3</sub>		4.9		5.1		5.3	ns	

# Table 31. EPF8452A Interconnect Timing Parameters

Symbol	Speed Grade							
	A-2		A-3		A-4		1	
	Min	Max	Min	Max	Min	Max		
t <sub>LABCASC</sub>		0.3		0.4		0.4	ns	
t <sub>LABCARRY</sub>		0.3		0.4		0.4	ns	
t <sub>LOCAL</sub>		0.5		0.5		0.7	ns	
t <sub>ROW</sub>		5.0		5.0		5.0	ns	
t <sub>COL</sub>		3.0		3.0		3.0	ns	
t <sub>DIN_C</sub>		5.0		5.0		5.5	ns	
t <sub>DIN_D</sub>		7.0		7.0		7.5	ns	
t <sub>DIN_IO</sub>		5.0		5.0		5.5	ns	

٦

Symbol	Speed Grade								
	A-2		A-3		A-4				
	Min	Max	Min	Max	Min	Max	1		
t <sub>IOD</sub>		0.7		0.8		0.9	ns		
t <sub>IOC</sub>		1.7		1.8		1.9	ns		
t <sub>IOE</sub>		1.7		1.8		1.9	ns		
t <sub>IOCO</sub>		1.0		1.0		1.0	ns		
t <sub>IOCOMB</sub>		0.3		0.2		0.1	ns		
t <sub>IOSU</sub>	1.4		1.6		1.8		ns		
t <sub>IOH</sub>	0.0		0.0		0.0		ns		
t <sub>IOCLR</sub>		1.2		1.2		1.2	ns		
t <sub>IN</sub>		1.5		1.6		1.7	ns		
t <sub>OD1</sub>		1.1		1.4		1.7	ns		
t <sub>OD2</sub>		1.6		1.9		2.2	ns		
t <sub>OD3</sub>		4.6		4.9		5.2	ns		
t <sub>XZ</sub>		1.4		1.6		1.8	ns		
t <sub>ZX1</sub>		1.4		1.6		1.8	ns		
t <sub>ZX2</sub>		1.9		2.1		2.3	ns		
t <sub>ZX3</sub>		4.9		5.1		5.3	ns		

Symbol			Speed	Grade			Unit
	A-2		A-3		A-4		1
	Min	Max	Min	Max	Min	Max	
t <sub>LABCASC</sub>		0.3		0.3		0.4	ns
t <sub>LABCARRY</sub>		0.3		0.3		0.4	ns
t <sub>LOCAL</sub>		0.5		0.6		0.8	ns
t <sub>ROW</sub>		5.0		5.0		5.0	ns
t <sub>COL</sub>		3.0		3.0		3.0	ns
t <sub>DIN_C</sub>		5.0		5.0		5.5	ns
t <sub>DIN_D</sub>		7.0		7.0		7.5	ns
t <sub>DIN IO</sub>		5.0		5.0		5.5	ns

٦





# Configuration & Operation



The FLEX 8000 architecture supports several configuration schemes to load a design into the device(s) on the circuit board. This section summarizes the device operating modes and available device configuration schemes.

For more information, go to *Application Note 33* (*Configuring FLEX 8000 Devices*) and *Application Note 38* (*Configuring Multiple FLEX 8000 Devices*).

**Altera Corporation** 

### **Operating Modes**

The FLEX 8000 architecture uses SRAM elements that require configuration data to be loaded whenever the device powers up and begins operation. The process of physically loading the SRAM programming data into the device is called *configuration*. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. The configuration and initialization processes together are called *command mode*; normal device operation is called *user mode*.

SRAM elements allow FLEX 8000 devices to be reconfigured in-circuit with new programming data that is loaded into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different programming data, reinitializing the device, and resuming user-mode operation. The entire reconfiguration process requires less than 100 ms and can be used to dynamically reconfigure an entire system. In-field upgrades can be performed by distributing new configuration files.

# **Configuration Schemes**

The configuration data for a FLEX 8000 device can be loaded with one of six configuration schemes, chosen on the basis of the target application. Both active and passive schemes are available. In the active configuration schemes, the FLEX 8000 device functions as the controller, directing the loading operation, controlling external configuration devices, and completing the loading process. The clock source for all active configuration schemes is an oscillator on the FLEX 8000 device that operates between 2 MHz and 6 MHz. In the passive configuration schemes, an external controller guides the FLEX 8000 device. Table 51 shows the data source for each of the six configuration schemes.

Table 51. Data Source for Configuration								
Configuration Scheme Acronym Data Source								
Active serial	AS	Altera configuration device						
Active parallel up	APU	Parallel configuration device						
Active parallel down	APD	Parallel configuration device						
Passive serial	PS	Serial data path						
Passive parallel synchronous	PPS	Intelligent host						
Passive parallel asynchronous	PPA	Intelligent host						

Table 52. FLE	Table 52. FLEX 8000 84-, 100-, 144- & 160-Pin Package Pin-Outs (Part 2 of 3)									
Pin Name	84-Pin PLCC EPF8282A	84-Pin PLCC EPF8452A EPF8636A	100-Pin TQFP EPF8282A EPF8282AV	100-Pin TQFP EPF8452A	144-Pin TQFP EPF8820A	160-Pin PGA EPF8452A	160-Pin PQFP EPF8820A (1)			
ADD0	78	76	78	77	106	N3	6			
data7	3	2	90	89	131	P8	140			
DATA6	4	4	91	91	132	P10	139			
DATA5	6	6	92	95	133	R12	138			
DATA4	7	7	95	96	134	R13	136			
DATA3	8	8	97	97	135	P13	135			
DATA2	9	9	99	98	137	R14	133			
DATA1	13	13	4	4	138	N15	132			
DATA0	14	14	5	5	140	K13	129			
SDOUT (3)	79	78	79	79	23	P4	97			
TDI (4)	55	45 (5)	54	-	96	-	17			
TDO (4)	27	27 (5)	18	-	18	-	102			
TCK (4), (6)	72	44 (5)	72	-	88	_	27			
TMS (4)	20	43 (5)	11	-	86	-	29			
TRST (7)	52	52 (8)	50	-	71	-	45			
Dedicated Inputs (10)	12, 31, 54, 73	12, 31, 54, 73	3, 23, 53, 73	3, 24, 53, 74	9, 26, 82, 99	C3, D14, N2, R15	14, 33, 94, 113			
VCCINT	17, 38, 59, 80	17, 38, 59, 80	6, 20, 37, 56, 70, 87	9, 32, 49, 59, 82	8, 28, 70, 90, 111	B2, C4, D3, D8, D12, G3, G12, H4, H13, J3, J12, M4, M7, M9, M13, N12	3, 24, 46, 92, 114, 160			
VCCIO	-	-	-	-	16, 40, 60, 69, 91, 112, 122, 141	-	23, 47, 57, 69, 79, 104, 127, 137, 149, 159			

Г

Pin Name	160-Pin PQFP EPF8452A	160-Pin PQFP EPF8636A	192-Pin PGA EPF8636A EPF8820A	208-Pin PQFP EPF8636A (1)	208-Pin PQFP EPF8820A (1)	208-Pin PQFP EPF81188A <i>(1)</i>
nSP (2)	120	1	R15	207	207	5
MSEL0 (2)	117	3	T15	4	4	3 21
MSELU (2) MSEL1 (2)	84	38	T3	49	49	33
nSTATUS (2)	37	83	B3	108	108	124
	40	81	C3	103	103	107
nCONFIG (2) DCLK (2)	1	120	C15	158	158	154
	4					134
CONF_DONE (2)	4	118	B15	153	153	138
nWS	30	89	C5	114	114	118
nRS	71	50	B5	66	116	121
RDCLK	73	48	C11	64	137	137
nCS	29	91	B13	116	145	142
CS	27	93	A16	118	148	144
RDYnBUSY	125	155	A8	201	127	128
CLKUSR	76	44	A10	59	134	134
ADD17	78	43	R5	57	43	46
ADD16	91	33	U3	43	42	45
ADD15	92	31	T5	41	41	44
ADD14	94	29	U4	39	40	39
ADD13	95	27	R6	37	39	37
ADD12	96	24	Т6	31	35	36
ADD11	97	23	R7	30	33	31
ADD10	98	22	T7	29	31	30
ADD9	99	21	Т8	28	29	29
ADD8	101	20	U9	24	25	26
ADD7	102	19	U10	23	23	25
ADD6	103	18	U11	22	21	24
ADD5	104	17	U12	21	19	18
ADD4	105	13	R12	14	14	17
ADD3	106	11	U14	12	13	16
ADD2	109	9	U15	10	11	10
ADD1	110	7	R13	8	10	9
ADD0	123	157	U16	203	9	8
DATA7	144	137	H17	178	178	177
DATA6	150	132	G17	172	176	175
DATA5	152	129	F17	169	174	172

Altera Corporation

#### FLEX 8000 Programmable Logic Device Family Data Sheet

#### Notes to tables:

- Perform a complete thermal analysis before committing a design to this device package. See Application Note 74 (Evaluating Power for Altera Devices) for more information.
- (2) This pin is a dedicated pin and is not available as a user I/O pin.
- (3) SDOUT will drive out during configuration. After configuration, it may be used as a user I/O pin. By default, the MAX+PLUS II software will not use SDOUT as a user I/O pin; the user can override the MAX+PLUS II software and use SDOUT as a user I/O pin.
- (4) If the device is not configured to use the JTAG BST circuitry, this pin is available as a user I/O pin.
- (5) JTAG pins are available for EPF8636A devices only. These pins are dedicated user I/O pins.
- (6) If this pin is used as an input in user mode, ensure that it does not toggle before or during configuration.
- (7) TRST is a dedicated input pin for JTAG use. This pin must be grounded if JTAG BST is not used.
- (8) Pin 52 is a  $V_{CC}$  pin on EPF8452A devices only.
- (9) The user I/O pin count includes dedicated input pins and all I/O pins.
- (10) Unused dedicated inputs should be tied to ground on the board.
- (11) SDOUT does not exist in the EPF8636GC192 device.
- (12) These pins are no connect (N.C.) pins for EPF8636A devices only. They are user I/O pins in EPF8820A devices.
- (13) EPF8636A devices have 132 user I/O pins; EPF8820A devices have 148 user I/O pins.
- (14) For EPF81500A devices, these pins are dedicated JTAG pins and are not available as user I/O pins. If JTAG BST is not used, TDI, TCK, TMS, and TRST should be tied to GND.

Revision History The information contained in the *FLEX 8000 Programmable Logic Device Family Data Sheet* version 11.1 supersedes information published in previous versions. The *FLEX 8000 Programmable Logic Device Family Data Sheet* version 11.1 contains the following change: minor textual updates.