## E · / Relesas Electronics America Inc - <u>UPD70F3617M1GKA-GAK-AX Datasheet</u>



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3617m1gka-gak-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Legal Notes

- The information in this document is current as of January 2007. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or
  data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products
  and/or types are available in every country. Please check with an NEC sales representative for
  availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such NEC Electronics products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics
  products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated
  entirely. To minimize risks of damage to property or injury (including death) to persons arising from
  defects in NEC Electronics products, customers must incorporate sufficient safety measures in their
  design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact NEC Electronics sales representative in advance to determine NEC Electronics 's willingness to support a given application.

- **Notes: 1.** "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
  - **2.** "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).
  - **3.** SuperFlash<sup>®</sup> is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan. This product uses SuperFlash<sup>®</sup> technology licensed from Silicon Storage Technology, Inc.

## **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

For further information please contact:

#### **NEC Electronics Corporation**

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044 4355111 http://www.necel.com/

#### [America]

#### NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554,I U.S.A. Tel: 408 5886000 http://www.am.necel.com/ [Europe]

#### NEC Electronics (Europe) GmbH Arcadiastrasse 10

40472 Düsseldorf, Germany Tel: 0211 6503-0

http://www.eu.necel.com/ United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood Milton Keynes, MK14 6NP, U.K. Tel: 01908 691133

#### Succursale Française

9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex France Tel: 01 30675800

#### **Tyskland Filial**

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 6387200

#### Filiale Italiana

Via Fabio Filzi, 25A 20124 Milano, Italy Tel: 02 667541

#### **Branch The Netherlands**

Steijgerweg 6 5616 HS Eindhoven, The Netherlands Tel: 040 2654010

#### [Asia & Oceania]

#### NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010 82351155 http://www.cn.necel.com/

#### NEC Electronics Shanghai Ltd.

Room 2511-2512, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai 200120, P.R. China Tel: 021 5888 5400 http://www.cn.necel.com/

#### NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2 Grand Century Place 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886 9318 http://www.hk.necel.com/

#### NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R.O.C. Tel: 02 8175-9600

#### NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

#### **NEC Electronics Korea Ltd.**

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

## 1. Pin Group Information

## 1.1 Device package information

The V850ES/Fx3-L device series comprises several members. An overview with the pin and package information is given in the following table:

Series Member	# Pins	Device package information
µPD70F3610		
µPD70F3611		
µPD70F3612	64	FE3-L
µPD70F3613		
µPD70F3614		
µPD70F3615		
µPD70F3616		
µPD70F3617	80	FF3-L
µPD70F3618		
µPD70F3619		
µPD70F3620		
µPD70F3621	100	FG3-L
µPD70F3622		

This document describes the specification for the V850ES/FF3-L.

## 1.2 Pin Groups 1x: Pins supplied by EVDD

#### 1B: (SHMT1)

- P04, P30-31, P34; P40, P91, P913-915 (FE3-L)
- P04, P30-31, P34; P38-39, P40, P91, P913-915 (FF3-L)
- P04, P30-31, P34; P36-39, P40, P91, P911, P913-915 (FG3-L)
- 1D: (SHMT3)
  - P00-03, P05-P06, P32-33, P35, P41-42, P50-55, P90, P96-99 (FE3-L)
  - P00-03, P05-P06, P32-33, P35, P41-42, P50-55, P90, P96-99 (FF3-L)
  - P00-03, P05-P06, P10-11, P32-33, P35, P41-42, P50-55, P90, P92-910, P912 (FG3-L)

### 1.3 Pin Groups 2x: Pins supplied by EVDD

2A: (CMOS)

- PCM0-1 (FE3-L)
- PCM0-3, PCS0-1, PCT0-1, PCT4, PCT6 (FF3-L)
- 2D: (SHMT3)
  - PDL0-7 (FE3-L)
  - PDL0-11 (FF3-L)

## NEC

## 1.4 Pin Groups 3x: Pins supplied by BVDD

3A: (CMOS) - PCM0-3, PCS0-1, PCT0-1, PCT4, PCT6 (FG3-L) 3D: (SHMT3) - PDL0-13 (FG3-L)

## 1.5 Pin Groups 4: Pins supplied by AVREF0

- 4: (CMOS)

  - P70-79 (FE3-L) P70-711 (FF3-L)
  - P70-715 (FG3-L)

## 1.6 Pin Groups 6: Pins supplied by EVDD

- RESET (SHMT2)
- IC, FLMD0

## 1.7 Pin Groups 7: Pins supplied by VRO

- X1, X2, XT1, XT2

## 2.2 Capacities

(Ta - 25°C		N.
(ia = 25 C	C, VDD = EVDD = AVREF0 = VSS = EVSS = AVSS = 0	¥)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input/output capacitance	CIO	f=1MHz, Not measured pins is 0V.			10	рF

## 2.3 Operating condition

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD = 3.3 to 5.5V, AVREF0 = 3.3 to 5.5V, VSS = EVSS = AVSS = 0V)

Internal System clock frequency (f <sub>VBCLK</sub> )	Supply voltage	Operating Condition
	3.5V≤VDD≤5.5V <sup>Note1</sup>	Operation of functions is enabled
4.0≤f <sub>xx</sub> ≤20MHz Note1	3.3V≤VDD<3.5V	The following functions are operable: <ul> <li>CPU</li> <li>Flash (including programming</li> <li>RAM</li> <li>IO Buffer</li> <li>Port</li> <li>WT</li> <li>WDT</li> <li>INT</li> <li>CLM</li> <li>POC</li> <li>LVI</li> </ul>
	3.3V≤AVRF0≤5.5V	<ul> <li>A/D Converter</li> <li>stop ADC for AVREF0 &lt; 4.0V (ADA0CE bit =0)</li> <li>Refer to chapter '2.8 A/D Converter' for details.</li> </ul>
32kHz≤f <sub>XT</sub> ≤35kHz (Crystal)	3.3V≤VDD<5.5V	
12.5kHz⊴f <sub>XT</sub> ≤27.5kHz <sup>Note2</sup> (RC)	Note1	-
f <sub>RL</sub> (240kHz Internal-OSC)	3.3V≤VDD<5.5V <sup>Note1</sup>	-

Notes: 1. VDD = EVDD

2. RC Oscillation frequency is min. 25kHz max. 55kHz. This clock is divided by 2 internally.

## 2.5.2 Sub System Clock Oscillation Circuit Characteristics

(1a = -40 to +o	Ta = -40 to +65 C, C=4.7 uF, VDD = EVDD = 3.3 to 5.5 v, AVREFU = 3.3 to 5.5 v, VSS = EVSS = AVSS = 0 v)										
Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit				
Crystal	Crystal resonator Refer to Figure 1	Oscillator fre- quency (fxt) <sup>Note1</sup>		32	32.768	35	kHz				
resonator		Oscillation stabiliza- tion time Note2				10	s				


## (Ta = -40 to +85°C, C=4.7uF, VDD = EVDD = 3.3 to 5.5V, AVREF0 = 3.3 to 5.5V, VSS = EVSS = AVSS = 0V)


(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD = 3.3 to 5.5V, AVREF0 = 3.3 to 5.5V, VSS = EVSS = AVSS = 0V)

0 4.1 al , 100	= EVDD = 3.3 to 3.3V, AVI	10 - 0.0 10 - 0.01	- L100 - A100 - 01)				
Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
RC	Refer to Figure 2	Oscillator frequency <sup>Note1,4</sup>	R=390KΩ ±5% <sup>Note3</sup> , C=47pF±10% <sup>Note3</sup>	25	40	55	kHz
resonator		Oscillation stabiliza- tion time Note2				100	μs

**Notes: 1.** Indicates only oscillation circuit characteristics. Refer to "AC Characteristic" for cpu operation clock.

- 2. Time required to stabilize oscillation after VDD reaches oscillator voltage range min. 3.3V
- 3. In order to avoid the influence of wiring capacity, shorten wiring as much as possible.
- 4. RC Oscillation frequency is typ. 40kHz. This clock is divided (1/2) internally. In case of RC Oscillator, internal system clock frequency (fxt) is min. 12.5kHz, typ. 20kHz, max. 27.5kHz.





#### 2.5.3 Internal-OSC Characteristics

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD = 3.3 to 5.5V, AVREF0 = 3.3 to 5.5V, VSS = EVSS = AVSS = 0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output	f <sub>RL</sub>	240kHz Internal-OSC	204	240	276	kHz
frequency	f <sub>RH</sub>	8MHz Internal-OSC	7.2	8.0	8.8	MHz
Oscillation		240kHz Internal-OSC		10	36	μs
stabilization time		8MHz Internal-OSC	51	92	256	μs



## 2.6 DC Characteristics

#### 2.6.1 Input/Output Level

C=4.7uF, VDD = EVI	DD = 3.3			S = EVSS = A	VSS = 0V)		
Parameter	Symbol		nditions	MIN.	TYP.	MAX.	Unit
	VIH1	Pin G	Group 1B	0.7·EVDD		EVDD	V
	VIH2	Pin G	Group 1D	0.8-EVDD		EVDD	V
High level	VINZ	Pin Group 2D		0.8.EVDD		EVDD	V
input voltage	VIH3	Pin Group 2A		0.7·EVDD		EVDD	V
	VIH4	Pin (	Group 4	0.7·AVREF0		AVREF0	V
	VIH5	Pin (	Group 6	0.8.EVDD		EVDD	V
	VIL1	Pin G	Group 1B	EVSS		0.3·EVDD	V
		Pin G	Group 1D	EVSS		0.4·EVDD	V
Low level	VIL2	Pin G	Group 2D	EVSS		0.4·EVDD	V
input voltage	VIL3	Pin G	Group 2A	EVSS		0.3·EVDD	V
	VIL4	Pin (	Group 4	AVSS		0.3·AVREF0	V
	VIL5	Pin Group 6		EVSS		0.2·EVDD	V
	VHYS1	Pin Group 1B	Center point at 0.5-EVDD Note3		0.267·EVDD - 0.51V		V
		Pin Group 1D	Center point at 0.6-EVDD Note3		0.192·EVDD - 0.31V		V
Input hysteresis	VHYS2	Pin Group 2D	Center point at 0.6·EVDD Note3		0.192·EVDD - 0.31V		V
	VHYS5	Pin Group 6	Center point at 0.5·EVDD Note3		0.535·EVDD - 0.9V		V
	VOH1	Pin Group	IOH=-1.0mA	EVDD-1.0		EVDD	V
High level	VOIII	1x, 2x	IOH=-100μA	EVDD-0.5		EVDD	V
output voltage	VOH3	Pin Group 4	IOH=-1.0mA	AVREF0-1.0		AVREF0	V
	Vono	•	IOH=-100μA	AVREF0-0.5		AVREF0	V
Low level output	VOL1	Pin Group 1x, 2x	IOL=1.0mA	0		0.4	V
voltage <sup>Note2</sup>		P914, 915	IOL=3.0mA			-	
0-#	VOL3	Pin Group 4	IOL=1.0mA	0		0.4	V
Software pull-up resistor	R1	V	'I=0V	10	30	100	kΩ
Software Note1 pull-down resistor	R2	VI:	=VDD	10	30	100	kΩ

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD = 3.3 to 5.5V, AVREF0 = 3.3 to 5.5V, VSS = EVSS = AVSS = 0V)

**Remark:** The characteristics of the dual-function pins are the same as those of the port pins unless otherwise specified.

**Notes: 1.** DRST terminal only. (Control register is OCDM)

- 2. Total IOH/IOL for each power supply line (EVDD and AVREF0).
  - (A-Grade) :max 20mA/-20mA
  - (A1-/A2-Grade): max. 10mA/-10mA

AVREF0 IOH/IOL current is excluding ADC0 current IAREF0.

3. Typical value. Not tested and guaranteed

## 2.6.2 PIN leakage current

#### (C=4.7uF, VDD = EVDD = 3.3 to 5.5V, AVREF0 = 3.3 to 5.5V, VSS = EVSS = AVSS = 0V)

Parameter	Symbol	Co	Conditions		TYP.	MAX.			Unit
Faiametei	Symbol	0			ITF.	(A)	(A1)	(A2)	Onit
High level input leak-	ILIH1	VI=VDD	Analog pins			0.2	0.4	0.5	
age current			Other pins Note1			0.5	0.8	1.0	
Low level input	ILIL1	VI=0V	Analog pins			-0.2	-0.4	-0.5	
leakage current		VI=0V	Other pins Note1			-0.5	-0.8	-1.0	
High level output	ILOH1	VO=VDD	Analog pins			0.2	0.4	0.5	μA
leakage current	ILUHI	VO=VDD	Other pins			0.5	0.8	1.0	
Low level output	ILOL1	VO=0V	Analog pins			-0.2	-0.4	-0.5	
leakage current	ILULI	v0-0v	Other pins			-0.5	-0.8	-1.0	

Notes: 1. The input leakage current of FLMD0 is as follows:

High level input leakage current :

- (A)-Grade 2.0µA
- (A1)-Grade 4.0µA
- (A2)-Grade  $5.0 \mu A$

Low level input leakage current:

- (A)-Grade -2.0µA
- (A1)-Grade -4.0µA
- (A2)-Grade 5.0µA

## **3** 2.6.3 Power supply current

## 2.6.3.1 FF3-L µPD70F3615, µPD70F3616, µPD70F3617, µPD70F3618, µPD70F3619

#### (a) Absolute values

 $(Ta = -40 \text{ to } +85^{\circ}\text{C} \text{ for (A)-Grade}, Ta = -40 \text{ to } +110^{\circ}\text{C} \text{ for (A1)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Gra$ 

### C=4.7uF, VDD = EVDD = 3.3 to 5.5V, AVREF0 = 3.3 to 5.5V, VSS = EVSS = AVSS = 0V<sup>Note1</sup>)

Mode	Symbol	Condition			TYP.		Unit				
woue	Symbol			maillion		LTF.	(A)	(A1)	(A2)	Unit	
		All peripherals running			PLL: ON	f <sub>xx</sub> =10MHz f <sub>x</sub> =5MHz	16		24		mA
			Doriphoral: f	16MHz≤f <sub>xx</sub> ≤20MHz	f <sub>xx</sub> =20MHz f <sub>x</sub> =10MHz	25	35			mA	
				PLL: OFF	f <sub>xx</sub> =8MHz 8MHz Internal- OSC <sup>Note3</sup>	12		19		mA	
Operating			4MHz≤f <sub>xx</sub> ≤16MHz -	f <sub>xx</sub> =16MHz f <sub>x</sub> =16MHz	20		28		mA		
	חחו	IDD1 Peripheral: f <sub>xx</sub> /2 PRSI option: 1 Peripheral: f <sub>xx</sub> PRSI option: 0 Peripheral: f <sub>xx</sub> PRSI option: 0			Peripheral: f <sub>xx</sub> /2 PRSI option: 1	PLL: ON 10MHz≤f <sub>xx</sub> ≤20MHz	f <sub>xx</sub> =20MHz f <sub>x</sub> =10MHz	22		32	
mode Note2				PLL: ON	f <sub>xx</sub> =10MHz f <sub>x</sub> =5MHz	13				mA	
			16MHz≤f <sub>xx</sub> ≤20MHz	f <sub>xx</sub> =20MHz f <sub>x</sub> =10MHz	21				mA		
				PLL: OFF	f <sub>xx</sub> =8MHz 8MHz Internal- OSC <sup>Note3</sup>	11		-		mA	
				4MHz≤f <sub>xx</sub> ≤16MHz	f <sub>xx</sub> =16MHz f <sub>x</sub> =16MHz	18				mA	
			Peripheral: f <sub>xx</sub> /2 PRSI option: 1	PLL: ON 10MHz≤f <sub>xx</sub> ≤20MHz	f <sub>xx</sub> =20MHz f <sub>x</sub> =10MHz	21				mA	



Mode	Symbol		Condition					MAX.		Unit					
wode	Symbol			TYP.	(A)	(A1)	(A2)	Unit							
				PLL: ON	f <sub>xx</sub> =10MHz f <sub>x</sub> =5MHz	10		15		mA					
		All peripherals running	Dorinhoroly f	16MHz⊴f <sub>xx</sub> ≤20MHz	f <sub>xx</sub> =20MHz f <sub>x</sub> =10MHz	17		25		mA					
	HALT IDD2		Peripheral: f <sub>xx</sub> PRSI option: 0	PLL: OFF 4MHz≤f <sub>xx</sub> ≤16MHz	f <sub>xx</sub> =8MHz 8MHz Internal- OSC <sup>Note3</sup>	7		11		mA					
				410		f <sub>xx</sub> =16MHz f <sub>x</sub> =16MHz	12		18		mA				
HALT										Peripheral: f <sub>xx</sub> /2 PRSI option: 1	PLL: ON 10MHz≤f <sub>xx</sub> ≤20MHz	f <sub>xx</sub> =20MHz f <sub>x</sub> =10MHz	14		21
mode	IDD2				PLL: ON	f <sub>xx</sub> =10MHz f <sub>x</sub> =5MHz	7				mA				
			All peripherals Peripheral: f <sub>xx</sub> - PRSI option: 0 stopped	16MHz≤f <sub>xx</sub> ≤20MHz	f <sub>xx</sub> =20MHz f <sub>x</sub> =10MHz	12				mA					
		All peripherals stopped		PLL: OFF	f <sub>xx</sub> =8MHz 8MHz Internal- OSC <sup>Note3</sup>	5		-		mA					
				4MHz≤f <sub>xx</sub> ≤16MHz	f <sub>xx</sub> =16MHz f <sub>x</sub> =16MHz	9				mA					
			Peripheral: f <sub>xx</sub> /2 PRSI option: 1	PLL: ON 10MHz≤f <sub>xx</sub> ≤20MHz	f <sub>xx</sub> =20MHz f <sub>x</sub> =10MHz	11				mA					

- **Notes: 1.** VDD and EVDD total current. (Ports are stopped). AVREF0 current, port buffer current (including a current flowing in the on-chip pull-up/pulldown resistor) are not included.
  - The code flash is in read mode. When the device is in programming mode (Self-programming mode) the current value (MAX. value) adds by the following value:
    - Self-programming mode:
       + In case of PLL OFF: 7-(0.33\*fxx+0.1) [mA]
       + In case of PLL ON: 7-(0.18\*fxx+3.0) [mA]
  - **3.** Main OSC is stopped.
  - 4. Do not use SubOSC.
  - 5. POC is working. 240kHz Internal-OSC is working. 8MHz Internal-OSC is stopped.
  - 6. RC Oscillation frequency is typ.40kHz. This clock is divided by 1/2 internally.
  - 7. 8MHz Internal-OSC is stopped
  - **8.** The formulas are for reference only. Not all possible values for  $f_{xx}$  are tested in the outgoing device inspection.




## 2.7 AC Characteristics


AC test Input measurement points (VDD, AVREF0, EVDD)



AC test output measurement points



Load conditions




Caution: If the load capacitance exceeds 50pF due to the circuit configuration, reduce the load capacitance of the device to 50pF or less by inserting a buffer or by some other means.

### 2.7.1 CLKOUT Output Timing

 $(Ta = -40 \text{ to } +85^{\circ}\text{C} \text{ for (A})-\text{Grade}, Ta = -40 \text{ to } +110^{\circ}\text{C} \text{ for (A1)-Grade}, Ta = -40 \text{ to } +125^{\circ}\text{C} \text{ for (A2)-Grade},$ 

VDD = EVDD = 3.5  to  5.5 V,  AVREF0 = 3.5  to  5.5 V,  VSS = EVSS = AVSS = 0 V,  CL=50  pF)								
Parameter	Symbol	Conditions	MIN.	MAX.	Unit			
Output cycle	tCYK		50ns	80µs				
High level width	tWKH	VDD = EVDD = 4.0V ~ 5.5V	tCYK/2-13					
		VDD = EVDD = 3.5V ~ 5.5V	tCYK/2-15		ns			
Low level width tWk	tWKL	VDD = EVDD = 4.0V ~ 5.5V	tCYK/2-13		20			
	IVVIL	VDD = EVDD = 3.5V ~ 5.5V	tCYK/2-15		ns			
Rise time	tKR	VDD = EVDD = 4.0V ~ 5.5V		13	20			
Rise une	INK	VDD = EVDD = 3.5V ~ 5.5V		15	ns			
Fall time	time tKF	VDD = EVDD = 4.0V ~ 5.5V		13	ne			
	ur r	VDD = EVDD = 3.5V ~ 5.5V		15	ns			

**CLKOUT** output timing



## 2.7.7 IIC Timing

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, VDD = EVDD = 3.5 to 5.5V, AVREF0 = 3.5 to 5.5V, VSS = EVSS = AVSS = 0V, CL=50pF)

	Parameter		Normal	mode	High-speed mode		Unit	
	Falametei	Symbol	min.	max.	min.	max.	Unit	
SCL00 clock frequency		fCLK	0	100	0	400	kHz	
Bus-free time tions)	(between stop/start condi-	tBUF	4.7		1.3		μs	
Hold time <sup>Note</sup>	1	tHD:STA	4.0		0.6		μs	
SCL00 clock	low-level width	tLOW	4.7		1.3		μs	
SCL00 clock	high-level width	tHIGH	4.0		0.6		μs	
Setup time for	r start/restart conditions	tSU:STA	4.7		0.6		μs	
Data hold	CBUS compatible master		5.0				μs	
time	IIC mode	tHD:DAT	0 <sup>Note2</sup>		0 <sup>Note2</sup>	0.9 <sup>Note3</sup>	μs	
Data setup tin	ne	tSU:DAT	250		100 <sup>Note4</sup>		ns	
SDA00 and SCL00 signal rise time		tR		1000	20+0.1Cb	300	ns	
SDA00 and SCL00 signal fall time		tF		300	20+0.1Cb	300	ns	
Stop condition setup time		tSU:STO	4.0		0.6		μs	
Pilse width with spike supporessed by input filter		tSP			0	50	ns	
Capacitance I	oad of each bus line	Cb		400		400	pF	

Notes: 1. At the start condition, the first clock pulse is generated after the hold time

**2.** The system requires a minimum of 300ns hold time Internally for the SDA signal ( at VIH-min. of SCL00 signal )

In order to occupy the undefined area at the falling edge of SCL00.

- **3.** If the system does not extend the SCL00 signal low hold time ( tlow ), only the maximum data hold time (tHD:DAT ) needs to be satisfied.
- 4. The high-speed-mode IIC bus can be used In a normal-mode IIC bus system. In this case, set the high-speed-mode IIC bus so that It meets the following conditions.
  If the system does not extend the SCL00 signal's low state hold time: SU:DAT?250ns

- If the system extends the SCL00 signal's low state hold time:

Transmit the following data bit to the SDA00 line prior to releasing the SCL00 line (tRmax.+tSU:DAT=1000+250=1250ns: Normal mode IIC bus specification ).


**5.** Cb: Total capacitance of one bus line (unit: pF)

## 2.7.8 CAN Timing

## (Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade,


VDD = EVDD = 3.5 to 5.5V, A	/REF0 = 3.5 to 5	5.5V, VSS = EVSS = AVSS	= 0V, CL=50pF	)	

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					1	Mbps
Internal delay time					100	ns



Internal delay time (tNODE)= Internal Transfer Delay(toutput) + Internal Receive Delay(tinput)

\*) CAN Internal clock ( $f_{\text{CAN}}$ ) :CAN baud rate clock




## 2.12 Data Retention Characteristics

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD = 1.9 to 5.5V, VSS = EVSS = AVSS = 0V) (

	,					
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	VDDDR	STOP mode (All function is stopped)	1.9		5.5	V
Data retention power supply current	IDDDR	VDDDR=2.0V( All function is stopped)		6.5	70	μA
Supply voltage rise time	tRVD		1			μs
Supply voltage fall time	tFVD		1			μs
Supply voltage hold time	tHVD	After STOP mode	0			ms
STOP release signal input time	tDREL	After VDD reaches operat- ing voltage range MIN. 3.3V	0			ms
Data retention high-level input voltage	VIHDR	All input port	0.9-VDDDR		VDDDR	V
Data retention low-level input voltage	VILDR	All input port	0		0.1.VDDDR	V

Remark: When STOP mode is entered/released operation voltage range must be controlled.





## 2.13 Flash Memory Programming Characteristics

#### (a) Basic Characteristics

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD, AVREF0 = 3.5 to 5.5V, VSS = EVSS = AVSS = 0V)

Parameter Symbol		Conditions	MIN.	TYP.	(A)	MAX. (A1)	(A2)	Unit
Operation frequency	fCPU		4		(~)	20	(/~2)	MHz
Supply voltage	VDD		3.3			5.5		V
Number of rewrites	CWRT	Code Flash				1000		count
High level input voltage	VIH	FLMD0	0.8-EVDD			EVDD		V
Low level input voltage	VIL	FLMD0	EVSS		0	.2·EVD	D	V
Programming temperature	tPRG		-40		+85	+110	+125	°C
Data retention		Code Flash	15					year

**Remark:** The initial write when the product is shipped, any erase  $\rightarrow$  write set of operations, or any programming operation is counted as one rewrite.

Example: P: Program(write) E: Erase


Product is shipped  $\rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : Rewrite count: 3 Product is chipped  $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : Rewrite count: 3

Product is shipped  $\rightarrow$  E  $\rightarrow$  P  $\rightarrow$  E  $\rightarrow$  P  $\rightarrow$  E  $\rightarrow$  P : Rewrite count: 3

## (b) Serial Writing Operation Characteristics

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD, AVREF0 = 3.5 to 5.5V, VSS = EVSS = AVSS = 0V, CL=50pF)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit				
FLMD0 setup time (from VDD)	tDP		1			ms				
RESET release (from FLMD0)	tPR		2			ms				
FLMD0 pulse input start (from raise edge of _RESET)	tRP		800			μs				
FLMD0 high level width / low level width	tPW		10		100	μs				
FLMD0 raise time	tR				50	ns				
FLMD0 fall time	tF				50	ns				





## 3.2 Product Marking

3.2.1 Marking of pin 1 at a QFP (Quad Flat Package)




Example 1: The index mark for pin 1 is the beveled edge of the package

- Example 2: The index mark for pin 1 is a round notch at one of the 4 edges. In this case, the shape of all edges is identical (usually beveled).
- Example 3: For production reasons, two or more similar notches may be located at the top of the package. In such a case the index marker for pin 1 is a round notch with an additional mark in it.
- **Note:** RoHS compliant devices have an additional dot at the top side. Do not mix it up with the marking for pin 1. For details see 3.2.2 "Identification of Lead-Free Products" on page 34.

## 3.2.2 Identification of Lead-Free Products

Lead-Free products are marked with a dot "•". The marking methods are the paint or the laser (It doesn't sink in). The shape of lead-free marks is a circle. Example:



# NEC

# Facsimile Message

FAX

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Address

Tel.

From:

Name

Company

Thank you for your kind support.

North America NEC Electronics America Inc. Corporate Communications Dept. Fax: 1-800-729-9288 1-408-588-6130	Hong Kong, Philippines, Oceania NEC Electronics Hong Kong Ltd. Fax: +852-2886-9022/9044	Asian Nations except Philippines NEC Electronics Singapore Pte. Ltd. Fax: +65-6250-3583
Europe NEC Electronics (Europe) GmbH Market Communication Dept. Fax: +49(0)-211-6503-1344	<b>Korea</b> NEC Electronics Hong Kong Ltd. Seoul Branch Fax: 02-528-4411	Japan NEC Semiconductor Technical Hotline Fax: +81- 44-435-9608
	<b>Taiwan</b> NEC Electronics Taiwan Ltd. Fax: 02-2719-5951	

I would like to report the following error/make the following suggestion:

Document title: \_\_\_

Document number: \_\_\_\_

\_\_\_\_\_ Page number: \_\_\_\_\_

If possible, please fax the referenced page or drawing.

<b>Document Rating</b>	Excellent	Good	Acceptable	Poor
Clarity				
Technical Accuracy				
Organization				

[MEMO]