



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3619m1gka-gak-ax">https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3619m1gka-gak-ax</a>

## Legal Notes

- The information in this document is current as of January 2007. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such NEC Electronics products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

"Standard":	Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
"Special":	Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
"Specific":	Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

- Notes:**
1. "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
  2. "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).
  3. SuperFlash<sup>®</sup> is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan. This product uses SuperFlash<sup>®</sup> technology licensed from Silicon Storage Technology, Inc.

## Table of Contents

<b>1.</b>	<b>Pin Group Information</b>	<b>6</b>
1.1	Device package information	6
1.2	Pin Groups 1x: Pins supplied by EVDD	6
1.3	Pin Groups 2x: Pins supplied by EVDD	6
1.4	Pin Groups 3x: Pins supplied by BVDD	7
1.5	Pin Groups 4: Pins supplied by AVREF0	7
1.6	Pin Groups 6: Pins supplied by EVDD	7
1.7	Pin Groups 7: Pins supplied by VRO	7
<b>2.</b>	<b>Electrical Specifications</b>	<b>9</b>
2.1	Absolute Maximum Ratings	9
2.2	Capacities	10
2.3	Operating condition	10
2.4	Voltage Regulator Characteristics	11
2.5	Clock Generator Circuit	11
2.5.1	Main System Clock Oscillation Circuit Characteristics	11
2.5.2	Sub System Clock Oscillation Circuit Characteristics	12
2.5.3	Internal-OSC Characteristics	12
2.5.4	PLL Characteristics	13
2.6	DC Characteristics	14
2.6.1	Input/Output Level	14
2.6.2	PIN leakage current	15
2.6.3	Power supply current	16
2.6.3.1	FF3-L $\mu$ PD70F3615, $\mu$ PD70F3616, $\mu$ PD70F3617, $\mu$ PD70F3618, $\mu$ PD70F3619	16
2.7	AC Characteristics	21
2.7.1	CLKOUT Output Timing	21
2.7.2	RESET, Interrupt, ADTRG Timing	22
2.7.3	Key Return Timing	22
2.7.4	Timer Timing	22
2.7.5	CSI Timing	23
2.7.6	UART Timing	23
2.7.7	IIC Timing	24
2.7.8	CAN Timing	26
2.8	A/D Converter	27
2.9	POC	28
2.10	LVI	29
2.11	RAM Retention Flag	29
2.12	Data Retention Characteristics	30
2.13	Flash Memory Programming Characteristics	31
<b>3.</b>	<b>Package</b>	<b>32</b>
3.1	Package Dimension	32
3.2	Product Marking	33
3.2.1	Marking of pin 1 at a QFP (Quad Flat Package)	33
3.2.2	Identification of Lead-Free Products	34
<b>4.</b>	<b>Change History</b>	<b>35</b>

## 1. Pin Group Information

### 1.1 Device package information

The V850ES/Fx3-L device series comprises several members. An overview with the pin and package information is given in the following table:

Series Member	# Pins	Device package information
μPD70F3610 μPD70F3611 μPD70F3612 μPD70F3613 μPD70F3614	64	FE3-L
μPD70F3615 μPD70F3616 μPD70F3617 μPD70F3618 μPD70F3619	80	FF3-L
μPD70F3620 μPD70F3621 μPD70F3622	100	FG3-L

This document describes the specification for the V850ES/FF3-L.

### 1.2 Pin Groups 1x: Pins supplied by EVDD

1B: (SHMT1)

- P04, P30-31, P34; P40, P91, P913-915 (FE3-L)
- P04, P30-31, P34; P38-39, P40, P91, P913-915 (FF3-L)
- P04, P30-31, P34; P36-39, P40, P91, P911, P913-915 (FG3-L)

1D: (SHMT3)

- P00-03, P05-P06, P32-33, P35, P41-42, P50-55, P90, P96-99 (FE3-L)
- P00-03, P05-P06, P32-33, P35, P41-42, P50-55, P90, P96-99 (FF3-L)
- P00-03, P05-P06, P10-11, P32-33, P35, P41-42, P50-55, P90, P92-910, P912 (FG3-L)

### 1.3 Pin Groups 2x: Pins supplied by EVDD

2A: (CMOS)

- PCM0-1 (FE3-L)
- PCM0-3, PCS0-1, PCT0-1, PCT4, PCT6 (FF3-L)

2D: (SHMT3)

- PDL0-7 (FE3-L)
- PDL0-11 (FF3-L)

## 2. Electrical Specifications

This product has to be used only under the conditions of VDD=EVDD. Operation is not ensured at the time of using this product except this condition.

The operating ambient temperature of each quality grade is as follows:

(A)-Grade: Ta = -40 to +85°C

(A1)-Grade: Ta = -40 to +110°C

(A2)-Grade: Ta = -40 to +125°C

### 2.1 Absolute Maximum Ratings

Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Conditions		Rating	Unit	
Supply voltage	VDD	VDD=EVDD,		-0.5 to +6.5	V	
	EVDD	VDD=EVDD		-0.5 to +6.5		
	AVREF0			-0.5 to +6.5		
	VSS	VSS=EVSS=AVSS		-0.5 to +0.5		
	EVSS	VSS=EVSS=AVSS		-0.5 to +0.5		
	AVSS	VSS=EVSS=AVSS		-0.5 to +0.5		
Input voltage	VI1	Pin Group 1x, 2x, 6		-0.5 to EVDD+0.5 Note1	V	
	VI3	Pin Group 7		-0.5 to VRO+0.5 Note1		
Analog input voltage	VIAN	Pin Group 4		-0.5 to AVREF0+0.5 Note1	V	
High level output current	IOH	Pin Group 1x, 2x	1 pin		-4	mA
			Total	(A)	-50	
				(A1)	-20	
				(A2)	-20	
		Pin Group 4	1 pin		-4	
			Total	(A) <sup>Note2</sup>	-20	
				(A1) <sup>Note2</sup>	-10	
				(A2) <sup>Note3</sup>	-10	
Low level output current	IOL	Pin Group 1x, 2x	1 pin		4	mA
			Total	(A)	50	
				(A1)	20	
				(A2)	20	
		Pin Group 4	1 pin		4	
			Total	(A) <sup>Note2</sup>	20	
				(A1) <sup>Note2</sup>	10	
				(A2) <sup>Note3</sup>	10	
Operating ambient temperature	Ta	Normal operating mode		(A)	-40 to +85	°C
		Flash programming mode				
		Normal operating mode		(A1)	-40 to +110	
		Flash programming mode				
		Normal operating mode		(A2)	-40 to +125	
		Flash programming mode				
Storage temperature	Tstg				-40 to +125	°C

**Remarks: 1.** The characteristics of the dual-function pins are the same as those of the port pins unless otherwise specified


**Notes: 1.** Be sure not to exceed the absolute maximum ratings (Max. value) of each supply voltage.  
**2.** Excluding ADC IAREF0 current.  
**3.** Including ADC IAREF0 current.

## 2.4 Voltage Regulator Characteristics

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD, VSS = EVSS = AVSS = 0V))

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage	VDD		3.5		5.5	V
		Limited function see '2.3 Operating condition'	3.3			V
Output voltage	VRO			2.5		V
Output voltage stabilization time	t <sub>REG</sub> <sup>Note</sup>	After VDD reaches voltage range min. 3.3V To connect C=4.7uF on REGC terminal			1	ms

**Note:** In case of non-POC device, be sure to start VDD in the state of  $\overline{\text{RESET}} = \text{VSS} = 0\text{V}$ .  
For POC devices there is no need to control external  $\overline{\text{RESET}}$  terminal. For decives with POC function the internal  $\overline{\text{RESET}}$  signal will automatically controlled until VRO is stable.




## 2.5 Clock Generator Circuit

### 2.5.1 Main System Clock Oscillation Circuit Characteristics

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD = 3.3 to 5.5V, AVREF0 = 3.3 to 5.5V, VSS = EVSS = AVSS = 0V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal / Ceramic resonator	Refer to figure below	Oscillator frequency (fx) <sup>Note1</sup>		4		16	MHz
		Oscillation stabilization time <sup>Note2</sup>	After STOP mode	54 <sup>Note4</sup>	Note3		μs
			After IDLE2 mode	54 <sup>Note4</sup>	Note3		μs

- Notes:**
1. Indicates only oscillation circuit characteristics. Refer to '2.7 AC Characteristics' for CPU operation clock.
  2. Time required to stabilize oscillation after VDD reaches oscillator voltage range MIN. 3.3V
  3. Depends on the setting of the oscillation stabilization time select register (OSTS)
  4. Minimum time required to stabilize flash. Time has to be secured by setting the oscillation stabilization time select register (OSTS)



## 2.5.2 Sub System Clock Oscillation Circuit Characteristics



(Ta = -40 to +85°C, C=4.7uF, VDD = EVDD = 3.3 to 5.5V, AVREF0 = 3.3 to 5.5V, VSS = EVSS = AVSS = 0V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Refer to Figure 1	Oscillator frequency (fxt) <sup>Note1</sup>		32	32.768	35	kHz
		Oscillation stabilization time <sup>Note2</sup>				10	s

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD = 3.3 to 5.5V, AVREF0 = 3.3 to 5.5V, VSS = EVSS = AVSS = 0V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
RC resonator	Refer to Figure 2	Oscillator frequency <sup>Note1,4</sup>	R=390KΩ ±5% <sup>Note3</sup> , C=47pF±10% <sup>Note3</sup>	25	40	55	kHz
		Oscillation stabilization time <sup>Note2</sup>				100	μs

- Notes:**
1. Indicates only oscillation circuit characteristics. Refer to "AC Characteristic" for cpu operation clock.
  2. Time required to stabilize oscillation after VDD reaches oscillator voltage range min. 3.3V
  3. In order to avoid the influence of wiring capacity, shorten wiring as much as possible.
  4. RC Oscillation frequency is typ. 40kHz. This clock is divided (1/2) internally. In case of RC Oscillator, internal system clock frequency (fxt) is min. 12.5kHz, typ. 20kHz, max. 27.5kHz.



## 2.5.3 Internal-OSC Characteristics

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD = 3.3 to 5.5V, AVREF0 = 3.3 to 5.5V, VSS = EVSS = AVSS = 0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output frequency	f <sub>RL</sub>	240kHz Internal-OSC	204	240	276	kHz
	f <sub>RH</sub>	8MHz Internal-OSC	7.2	8.0	8.8	MHz
Oscillation stabilization time		240kHz Internal-OSC		10	36	μs
		8MHz Internal-OSC	51	92	256	μs

## 2.5.4 PLL Characteristics

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade,  
C=4.7uF, VDD = EVDD = 3.3 to 5.5V, AVREF0 = 3.3 to 5.5V, VSS = EVSS = AVSS = 0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	$f_x$		4		16	MHz
	$f_{PLLI}$	Note1	3		6	MHz
Output frequency	$f_{xx}$		10		20	MHz
Lock time	tPLL	After VDD reaches voltage range min. 3.3V			800	μs
Output period jitter Note2	tpj	Peak to peak			2.0	ns

- Notes:**
1. The input of the PLL ( $f_{PLLI}$ ) can be set to  $f_x$ ,  $f_x/2$ , or  $f_x/4$ . The divider is set through an option byte in the code flash memory.
  2. Not tested in production.




Mode	Symbol	Condition			TYP.	MAX.			Unit
						(A)	(A1)	(A2)	
IDLE1 mode	IDD3	Peripheral (TAA, UARTD) running	PLL: OFF 4MHz≤f <sub>xx</sub> ≤16MHz Note7	f <sub>xx</sub> =5MHz f <sub>x</sub> =5MHz	1.4	2.2	2.5	2.8	mA
				f <sub>xx</sub> =12MHz f <sub>x</sub> =12MHz	2.0	3.1	3.4	3.7	mA
				f <sub>xx</sub> =16MHz f <sub>x</sub> =16MHz	2.4	3.6	3.9	4.2	mA
			fxx=8MHz, 8MHz Internal-OSC <sup>Note3</sup>		1.5	2.3	2.6	2.9	mA
		All peripherals stopped	PLL: OFF 4MHz≤f <sub>xx</sub> ≤16MHz Note7	f <sub>xx</sub> =5MHz f <sub>x</sub> =5MHz	1.2	-			mA
				f <sub>xx</sub> =12MHz f <sub>x</sub> =12MHz	1.4				mA
				f <sub>xx</sub> =16MHz f <sub>x</sub> =16MHz	1.6				mA
			fxx=8MHz, 8MHz Internal-OSC <sup>Note3</sup>		1.1				mA
IDLE2 mode	IDD4	PLL: OFF 4MHz≤f <sub>xx</sub> ≤16MHz Note7		f <sub>xx</sub> =5MHz f <sub>x</sub> =5MHz	0.4	0.7	0.9	1.1	mA
				f <sub>xx</sub> =12MHz f <sub>x</sub> =12MHz	0.7	1.0	1.2	1.5	mA
				f <sub>xx</sub> =16MHz f <sub>x</sub> =16MHz	0.8	1.2	1.4	1.7	mA
		fxx=8MHz, 8MHz Internal-OSC <sup>Note3</sup>			0.2	0.5	0.7	1.0	mA
SUB operating mode <sup>Note5</sup>	IDD5	Crystal resonator (fxt = 32,768kHz)			80	400	-	-	μA
		RC resonator (fxt=20kHz) <sup>Note6</sup>			80	400	600	850	μA
		240 kHz Internal-OSC (SubOSC stopped)			220	1000	1200	1450	μA
SubIDLE mode <sup>Note3,5</sup>	IDD6	Crystal resonator (fxt = 32,768kHz)			20	190	-	-	μA
		RC resonator (fxt=20kHz) <sup>Note6</sup>			40	220	420	670	μA
		240kHz Internal-OSC (SubOSC stopped)			25	180	380	630	μA
STOP mode <sup>Note3,4</sup>	IDD7	POC stop	240kHz Internal-OSC stop		7.5	80	280	530	μA
			240kHz Internal-OSC working		15.5	95	295	545	μA
		POC work	240kHz Internal-OSC stop		10.5	85	285	535	μA
			240kHz Internal-OSC working		18.5	100	300	550	μA


- Notes:**
1. VDD and EVDD total current. (Ports are stopped).  
AVREF0 current, port buffer current (including a current flowing in the on-chip pull-up/pull-down resistor) are not included.
  2. The code flash is in read mode.  
When the device is in programming mode (Self-programming mode) the current value (MAX. value) adds by the following value:
    - Self-programming mode:
      - + In case of PLL OFF:  $7-(0.33 \cdot f_{xx} + 0.1)$  [mA]
      - + In case of PLL ON:  $7-(0.18 \cdot f_{xx} + 3.0)$  [mA]
  3. Main OSC is stopped.
  4. Do not use SubOSC.
  5. POC is working. 240kHz Internal-OSC is working. 8MHz Internal-OSC is stopped.
  6. RC Oscillation frequency is typ.40kHz. This clock is divided by 1/2 internally.
  7. 8MHz Internal-OSC is stopped
  8. The formulas are for reference only. Not all possible values for  $f_{xx}$  are tested in the outgoing device inspection.

## 2.7 AC Characteristics


AC test Input measurement points ( VDD, AVREF0, EVDD)



AC test output measurement points



Load conditions




**Caution:** If the load capacitance exceeds 50pF due to the circuit configuration, reduce the load capacitance of the device to 50pF or less by inserting a buffer or by some other means.

### 2.7.1 CLKOUT Output Timing

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade,  
VDD = EVDD = 3.5 to 5.5V, AVREF0 = 3.5 to 5.5V, VSS = EVSS = AVSS = 0V, CL=50pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Output cycle	tCYK		50ns	80μs	
High level width	tWKH	VDD = EVDD = 4.0V ~ 5.5V	tCYK/2-13		ns
		VDD = EVDD = 3.5V ~ 5.5V	tCYK/2-15		
Low level width	tWKL	VDD = EVDD = 4.0V ~ 5.5V	tCYK/2-13		ns
		VDD = EVDD = 3.5V ~ 5.5V	tCYK/2-15		
Rise time	tKR	VDD = EVDD = 4.0V ~ 5.5V		13	ns
		VDD = EVDD = 3.5V ~ 5.5V		15	
Fall time	tKF	VDD = EVDD = 4.0V ~ 5.5V		13	ns
		VDD = EVDD = 3.5V ~ 5.5V		15	

CLKOUT output timing



## 2.7.7 IIC Timing

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade,  
VDD = EVDD = 3.5 to 5.5V, AVREF0 = 3.5 to 5.5V, VSS = EVSS = AVSS = 0V, CL=50pF)


Parameter		Symbol	Normal mode		High-speed mode		Unit
			min.	max.	min.	max.	
SCL00 clock frequency		fCLK	0	100	0	400	kHz
Bus-free time (between stop/start conditions)		tBUF	4.7		1.3		μs
Hold time <sup>Note1</sup>		tHD:STA	4.0		0.6		μs
SCL00 clock low-level width		tLOW	4.7		1.3		μs
SCL00 clock high-level width		tHIGH	4.0		0.6		μs
Setup time for start/restart conditions		tSU:STA	4.7		0.6		μs
Data hold time	CBUS compatible master	tHD:DAT	5.0				μs
	IIC mode		0 <sup>Note2</sup>		0 <sup>Note2</sup>	0.9 <sup>Note3</sup>	μs
Data setup time		tSU:DAT	250		100 <sup>Note4</sup>		ns
SDA00 and SCL00 signal rise time		tR		1000	20+0.1Cb	300	ns
SDA00 and SCL00 signal fall time		tF		300	20+0.1Cb	300	ns
Stop condition setup time		tSU:STO	4.0		0.6		μs
Pulse width with spike suppressed by input filter		tSP			0	50	ns
Capacitance load of each bus line		Cb		400		400	pF

- Notes:**
1. At the start condition, the first clock pulse is generated after the hold time
  2. The system requires a minimum of 300ns hold time Internally for the SDA signal ( at VIH-min. of SCL00 signal )  
In order to occupy the undefined area at the falling edge of SCL00.
  3. If the system does not extend the SCL00 signal low hold time ( tLOW ), only the maximum data hold time ( tHD:DAT ) needs to be satisfied.
  4. The high-speed-mode IIC bus can be used In a normal-mode IIC bus system.  
In this case, set the high-speed-mode IIC bus so that It meets the following conditions.  
- If the system does not extend the SCL00 signal's low state hold time:  
SU:DAT?250ns  
- If the system extends the SCL00 signal's low state hold time:  
Transmit the following data bit to the SDA00 line prior to releasing the SCL00 line  
(tRmax.+tSU:DAT=1000+250=1250ns: Normal mode IIC bus specification ).
  5. Cb: Total capacitance of one bus line (unit: pF)

## 2.7.8 CAN Timing


(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade,  
VDD = EVDD = 3.5 to 5.5V, AVREF0 = 3.5 to 5.5V, VSS = EVSS = AVSS = 0V, CL=50pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					1	Mbps
Internal delay time					100	ns



Internal delay time ( $t_{\text{NODE}}$ ) = Internal Transfer Delay( $t_{\text{output}}$ ) + Internal Receive Delay( $t_{\text{input}}$ )

\*) CAN Internal clock ( $f_{\text{CAN}}$ ): CAN baud rate clock



## 2.8 A/D Converter

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD = 3.5 to 5.5V, AVREF0 = 4.0 to 5.5V, VSS = EVSS = AVSS = 0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.		Unit
					(A),(A1)	(A2)	
Resolution					10		bit
Overall error <sup>Note1</sup>		4.0V ≤ AVREF0 < 5.5V		±0.15	±0.3	±0.35	%FSR
Conversion time	tCONV		3.10		16		μs
Stabilization time	tSTA	After ADA0PS bit = 0 -> 1	2				μs
Recovery time for power down mode	tDPU		1				μs
Zero-scale error <sup>Note1</sup>	ZSE				±0.3	±0.35	%FSR
Full-scale error <sup>Note1</sup>	FSE				±0.3	±0.35	%FSR
Integral non-linearity error <sup>Note2</sup>	INL				±2.5		LSB
Differential non-linearity error <sup>Note2</sup>	DNL				±1.5		LSB
Analog input voltage	VIAN		AVSS		AVREF0		V
Analog input equivalent circuit capacitance <sup>Note3,4</sup>	CINA				6.19		pF
Analog input equivalent circuit resistance <sup>Note3</sup>	RINA				2.55		kΩ
AVREF0 current	IAREF0	A/D operating		4	7		mA
		A/D operation stop		1	10		μA
Conversion result when using Diagnostic function		AVREF0 conversion	3FC		3FF		HEX
		AVSS conversion	000		003		HEX


- Notes:**
1. Overall error excluding quantization error (±0.05%FSE). It is indicated as a ratio to the full-scale value.
  2. Excluding quantization error (±1/2 LSB)
  3. Reference value. Not tested in production.
  4. Does not include input/output capacitance CIO

## 2.9 POC

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade,  
C=4.7uF, VDD = EVDD, VSS = EVSS = AVSS = 0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detect voltage	VPOC0		3.3	3.5	3.7	V
Supply voltage rise time	tPTH	From VDD=0V to VDD=3.3V	0.002			ms
Response time1 <sup>Note1</sup>	tPTHD	In case of power on. After VDD reaches 3.7V.			2.0	ms
Response time2 <sup>Note2</sup>	tPD	In case of power off. After VDD drop 3.3V.		0.2	1.0	ms
VDD minimum width	tPW		0.2			ms

- Notes:** 1. From detect voltage to release reset signal  
2. From detect voltage to occurrence of reset signal




**Note:** POC is available only in M2 devices. Refer to 'Ordering information' in the V850ES/Fx3-L User's Manual.

## 2.10 LVI

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD = 3.3 to 5.5V, AVREF0 = 3.3 to 5.5V, VSS = EVSS = AVSS = 0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detect voltage	VLVI0		3.8	4.0	4.2	V
	VLVI1		3.5	3.7	3.9	V
Response time <sup>Note1</sup>	tLD	After VDD reaches VLVI0/1(max). After VDD drop VLVI0/1(min).		0.2	2.0	ms
VDD minimum width	tLW		0.2			ms
Reference voltage stabilization wait time <sup>Note2</sup>	tLWAIT	After VDD reaches 3.3V. After LVION bit (LVIM.bit7) = 0->1		0.1	0.2	ms

- Notes:** 1. From detect voltage to occurrence interrupt/reset signal  
2. If POC functionality is available, the wait time is not needed.




## 2.11 RAM Retention Flag

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD = 1.9 to 5.5V, VSS = EVSS = AVSS = 0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detect voltage	VRAMH		1.9	2.0	2.1	V
Supply voltage rise time	tRAMHTh	From VDD=0V to VDD=3.3V	0.002		1800	ms
Response time <sup>Note1</sup>	tRAMHD	After VDD reaches 2.1V.		0.2	2.0	ms
VDD minimum width	tRAMHW		0.2			ms

- Notes:** 1. From detect voltage to set RAMFbit (RAMS.bit0)





## 2.13 Flash Memory Programming Characteristics

### (a) Basic Characteristics

(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD, AVREF0 = 3.5 to 5.5V, VSS = EVSS = AVSS = 0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.			Unit
					(A)	(A1)	(A2)	
Operation frequency	fCPU		4		20			MHz
Supply voltage	VDD		3.3		5.5			V
Number of rewrites	CWRT	Code Flash			1000			count
High level input voltage	VIH	FLMD0	0.8·EVDD		EVDD			V
Low level input voltage	VIL	FLMD0	EVSS		0.2·EVDD			V
Programming temperature	tPRG		-40		+85	+110	+125	°C
Data retention		Code Flash	15					year

**Remark:** The initial write when the product is shipped, any erase → write set of operations, or any programming operation is counted as one rewrite.

Example: P: Program(write) E: Erase


Product is shipped → P → E → P → E → P : Rewrite count: 3

Product is shipped → E → P → E → P → E → P : Rewrite count: 3

### (b) Serial Writing Operation Characteristics


(Ta = -40 to +85°C for (A)-Grade, Ta = -40 to +110°C for (A1)-Grade, Ta = -40 to +125°C for (A2)-Grade, C=4.7uF, VDD = EVDD, AVREF0 = 3.5 to 5.5V, VSS = EVSS = AVSS = 0V, CL=50pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
FLMD0 setup time (from VDD)	tDP		1			ms
RESET release (from FLMD0)	tPR		2			ms
FLMD0 pulse input start (from raise edge of _RESET)	tRP		800			μs
FLMD0 high level width / low level width	tPW		10		100	μs
FLMD0 raise time	tR				50	ns
FLMD0 fall time	tF				50	ns



## 3.2 Product Marking

### 3.2.1 Marking of pin 1 at a QFP (Quad Flat Package)



Example 1: The index mark for pin 1 is the beveled edge of the package

Example 2: The index mark for pin 1 is a round notch at one of the 4 edges. In this case, the shape of all edges is identical (usually beveled).


Example 3: For production reasons, two or more similar notches may be located at the top of the package. In such a case the index marker for pin 1 is a round notch with an additional mark in it.

**Note:** RoHS compliant devices have an additional dot at the top side. Do not mix it up with the marking for pin 1. For details see 3.2.2 "Identification of Lead-Free Products" on page 34.

### 3.2.2 Identification of Lead-Free Products

Lead-Free products are marked with a dot "•". The marking methods are the paint or the laser (It doesn't sink in). The shape of lead-free marks is a circle.

Example:



## Facsimile Message

From:

Name

Company

Tel.

FAX

Address

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

*Thank you for your kind support.*

### North America

NEC Electronics America Inc.  
Corporate Communications Dept.  
Fax: 1-800-729-9288  
1-408-588-6130

### Hong Kong, Philippines, Oceania

NEC Electronics Hong Kong Ltd.  
Fax: +852-2886-9022/9044

### Asian Nations except Philippines

NEC Electronics Singapore Pte. Ltd.  
Fax: +65-6250-3583

### Europe

NEC Electronics (Europe) GmbH  
Market Communication Dept.  
Fax: +49(0)-211-6503-1344

### Korea

NEC Electronics Hong Kong Ltd.  
Seoul Branch  
Fax: 02-528-4411

### Japan

NEC Semiconductor Technical Hotline  
Fax: +81- 44-435-9608

### Taiwan

NEC Electronics Taiwan Ltd.  
Fax: 02-2719-5951

I would like to report the following error/make the following suggestion:

Document title: \_\_\_\_\_

Document number: \_\_\_\_\_ Page number: \_\_\_\_\_

If possible, please fax the referenced page or drawing.

Document Rating	Excellent	Good	Acceptable	Poor
Clarity	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Technical Accuracy	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Organization	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

[MEMO]