




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                               |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Discontinued at Digi-Key                                                                                                                                      |
| Core Processor             | ARM® Cortex®-M3                                                                                                                                               |
| Core Size                  | 32-Bit Single-Core                                                                                                                                            |
| Speed                      | 48MHz                                                                                                                                                         |
| Connectivity               | I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART                                                                                                            |
| Peripherals                | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT                                                                                                               |
| Number of I/O              | 53                                                                                                                                                            |
| Program Memory Size        | 512KB (512K x 8)                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                                             |
| RAM Size                   | 128K x 8                                                                                                                                                      |
| Voltage - Supply (Vcc/Vdd) | 1.85V ~ 3.8V                                                                                                                                                  |
| Data Converters            | A/D 8x12b; D/A 2x12b                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                 |
| Package / Case             | 64-TQFP                                                                                                                                                       |
| Supplier Device Package    | 64-TQFP (10x10)                                                                                                                                               |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32gg842f512-qfp64t">https://www.e-xfl.com/product-detail/silicon-labs/efm32gg842f512-qfp64t</a> |

# 1 Ordering Information

Table 1.1 (p. 2) shows the available EFM32GG842 devices.

**Table 1.1. Ordering Information**

| Ordering Code            | Flash (kB) | RAM (kB) | Max Speed (MHz) | Supply Voltage (V) | Temperature (°C) | Package |
|--------------------------|------------|----------|-----------------|--------------------|------------------|---------|
| EFM32GG842F512G-E-QFP64  | 512        | 128      | 48              | 1.98 - 3.8         | -40 - 85         | TQFP64  |
| EFM32GG842F1024G-E-QFP64 | 1024       | 128      | 48              | 1.98 - 3.8         | -40 - 85         | TQFP64  |

Adding the suffix 'R' to the part number (e.g. EFM32GG842F512G-E-QFP64R) denotes tape and reel.

Visit **[www.silabs.com](http://www.silabs.com)** for information on global distributors and representatives.

process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

### 2.1.11 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

### 2.1.12 Pre-Programmed UART Bootloader

The bootloader presented in application note AN0003 is pre-programmed in the device at factory. Auto-baud and destructive write are supported. The autobaud feature, interface and commands are described further in the application note.

### 2.1.13 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART<sup>™</sup>, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

### 2.1.14 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output. TIMER0 also includes a Dead-Time Insertion module suitable for motor control applications.

### 2.1.15 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

### 2.1.16 Backup Real Time Counter (BURTC)

The Backup Real Time Counter (BURTC) contains a 32-bit counter and is clocked either by a 32.768 kHz crystal oscillator, a 32.768 kHz RC oscillator or a 1 kHz ULFRCO. The BURTC is available in all Energy Modes and it can also run in backup mode, making it operational even if the main power should drain out.

### 2.1.17 Low Energy Timer (LETIMER)

The unique LETIMER<sup>™</sup>, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

### 2.1.18 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn\_S0IN pin as external clock source. The module may operate in energy mode EM0 - EM3.

### 2.1.19 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

### 2.1.20 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

### 2.1.21 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 8 external pins and 6 internal signals.

### 2.1.22 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has two single ended output buffers which can be combined into one differential output. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

### 2.1.23 Operational Amplifier (OPAMP)

The EFM32GG842 features 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

### 2.1.24 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSE<sup>™</sup>), is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

### 2.1.25 Backup Power Domain

The backup power domain is a separate power domain containing a Backup Real Time Counter, BURTC, and a set of retention registers, available in all energy modes. This power domain can be configured to automatically change power source to a backup battery when the main power drains out. The backup power domain enables the EFM32GG842 to keep track of time and retain data, even if the main power source should drain out.

### 2.1.26 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK

| Module   | Configuration                             | Pin Connections                                               |
|----------|-------------------------------------------|---------------------------------------------------------------|
| TIMER0   | Full configuration with DTI               | TIM0_CC[2:0], TIM0_CDTI[2:0]                                  |
| TIMER1   | Full configuration                        | TIM1_CC[2:0]                                                  |
| TIMER2   | Full configuration                        | TIM2_CC[2:0]                                                  |
| TIMER3   | Full configuration                        | TIM3_CC[2:0]                                                  |
| RTC      | Full configuration                        | NA                                                            |
| BURTC    | Full configuration                        | NA                                                            |
| LETIMER0 | Full configuration                        | LET0_O[1:0]                                                   |
| PCNT0    | Full configuration, 16-bit count register | PCNT0_S[1:0]                                                  |
| PCNT1    | Full configuration, 8-bit count register  | PCNT1_S[1:0]                                                  |
| PCNT2    | Full configuration, 8-bit count register  | PCNT2_S[1:0]                                                  |
| ACMP0    | Full configuration                        | ACMP0_CH[7:0], ACMP0_O                                        |
| ACMP1    | Full configuration                        | ACMP1_CH[7:0], ACMP1_O                                        |
| VCMP     | Full configuration                        | NA                                                            |
| ADC0     | Full configuration                        | ADC0_CH[7:0]                                                  |
| DAC0     | Full configuration                        | DAC0_OUT[1:0], DAC0_OUTxALT                                   |
| OPAMP    |                                           |                                                               |
| AES      | Full configuration                        | NA                                                            |
| GPIO     | 53 pins                                   | Available pins are shown in Table 4.3 (p. 59)                 |
| LCD      | Full configuration                        | LCD_SEG[17:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, LCD_BEXT |

## 2.3 Memory Map

The *EFM32GG842* memory map is shown in Figure 2.2 (p. 9), with RAM and Flash sizes for the largest memory configuration.

## 3 Electrical Characteristics

### 3.1 Test Conditions

#### 3.1.1 Typical Values

The typical data are based on  $T_{AMB}=25^{\circ}\text{C}$  and  $V_{DD}=3.0\text{ V}$ , as defined in Table 3.2 (p. 10), unless otherwise specified.

#### 3.1.2 Minimum and Maximum Values

The minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in Table 3.2 (p. 10), unless otherwise specified.

### 3.2 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings, and functional operation under such conditions are not guaranteed. Stress beyond the limits specified in Table 3.1 (p. 10) may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in Table 3.2 (p. 10).

**Table 3.1. Absolute Maximum Ratings**

| Symbol      | Parameter                     | Condition                           | Min  | Typ | Max          | Unit               |
|-------------|-------------------------------|-------------------------------------|------|-----|--------------|--------------------|
| $T_{STG}$   | Storage temperature range     |                                     | -40  |     | 150          | $^{\circ}\text{C}$ |
| $T_S$       | Maximum soldering temperature | Latest IPC/JEDEC J-STD-020 Standard |      |     | 260          | $^{\circ}\text{C}$ |
| $V_{DDMAX}$ | External main supply voltage  |                                     | 0    |     | 3.8          | V                  |
| $V_{IOPIN}$ | Voltage on any I/O pin        |                                     | -0.3 |     | $V_{DD}+0.3$ | V                  |
| $I_{IOMAX}$ | Current per I/O pin (sink)    |                                     |      |     | 100          | mA                 |
|             | Current per I/O pin (source)  |                                     |      |     | -100         | mA                 |

### 3.3 General Operating Conditions


#### 3.3.1 General Operating Conditions

**Table 3.2. General Operating Conditions**

| Symbol     | Parameter                    | Min  | Typ | Max | Unit               |
|------------|------------------------------|------|-----|-----|--------------------|
| $T_{AMB}$  | Ambient temperature range    | -40  |     | 85  | $^{\circ}\text{C}$ |
| $V_{DDOP}$ | Operating supply voltage     | 1.98 |     | 3.8 | V                  |
| $f_{APB}$  | Internal APB clock frequency |      |     | 48  | MHz                |
| $f_{AHB}$  | Internal AHB clock frequency |      |     | 48  | MHz                |


### 3.4.1 EM2 Current Consumption

**Figure 3.1.** EM2 current consumption. RTC<sup>1</sup> prescaled to 1 Hz, 32.768 kHz LFRCO.




### 3.4.2 EM3 Current Consumption


**Figure 3.2.** EM3 current consumption.




<sup>1</sup>Using backup RTC.

**Figure 3.4. Typical Low-Level Output Current, 2V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH


Figure 3.8. Typical Low-Level Output Current, 3.8V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = STANDARD



GPIO\_Px\_CTRL DRIVEMODE = HIGH

### 3.9.6 ULFRCO

**Table 3.13. ULFRCO**






| Symbol        | Parameter                  | Condition | Min  | Typ   | Max  | Unit |
|---------------|----------------------------|-----------|------|-------|------|------|
| $f_{ULFRCO}$  | Oscillation frequency      | 25°C, 3V  | 0.70 |       | 1.75 | kHz  |
| $TC_{ULFRCO}$ | Temperature coefficient    |           |      | 0.05  |      | %/°C |
| $VC_{ULFRCO}$ | Supply voltage coefficient |           |      | -18.2 |      | %/V  |


## 3.10 Analog Digital Converter (ADC)

**Table 3.14. ADC**

| Symbol              | Parameter                                                                | Condition                                                                             | Min          | Typ  | Max            | Unit |
|---------------------|--------------------------------------------------------------------------|---------------------------------------------------------------------------------------|--------------|------|----------------|------|
| $V_{ADCIN}$         | Input voltage range                                                      | Single ended                                                                          | 0            |      | $V_{REF}$      | V    |
|                     |                                                                          | Differential                                                                          | $-V_{REF}/2$ |      | $V_{REF}/2$    | V    |
| $V_{ADCREFIN}$      | Input range of external reference voltage, single ended and differential |                                                                                       | 1.25         |      | $V_{DD}$       | V    |
| $V_{ADCREFIN\_CH7}$ | Input range of external negative reference voltage on channel 7          | See $V_{ADCREFIN}$                                                                    | 0            |      | $V_{DD} - 1.1$ | V    |
| $V_{ADCREFIN\_CH6}$ | Input range of external positive reference voltage on channel 6          | See $V_{ADCREFIN}$                                                                    | 0.625        |      | $V_{DD}$       | V    |
| $V_{ADCCMIN}$       | Common mode input range                                                  |                                                                                       | 0            |      | $V_{DD}$       | V    |
| $I_{ADCIN}$         | Input current                                                            | 2pF sampling capacitors                                                               |              | <100 |                | nA   |
| $CMRR_{ADC}$        | Analog input common mode rejection ratio                                 |                                                                                       |              | 65   |                | dB   |
| $I_{ADC}$           | Average active current                                                   | 1 MSamples/s, 12 bit, external reference                                              |              | 351  |                | μA   |
|                     |                                                                          | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b00 |              | 67   |                | μA   |
|                     |                                                                          | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b01 |              | 63   |                | μA   |
|                     |                                                                          | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b10 |              | 64   |                | μA   |
| $I_{ADCREF}$        | Current consumption of internal voltage reference                        | Internal voltage reference                                                            |              | 65   |                | μA   |

| Symbol                 | Parameter                                      | Condition                                                         | Min                 | Typ   | Max  | Unit         |
|------------------------|------------------------------------------------|-------------------------------------------------------------------|---------------------|-------|------|--------------|
|                        |                                                | 200 kSamples/s, 12 bit, differential, $2 \times V_{DD}$ reference |                     | 69    |      | dB           |
| SFDR <sub>ADC</sub>    | Spurious-Free Dynamic Range (SFDR)             | 1 MSamples/s, 12 bit, single ended, internal 1.25V reference      |                     | 64    |      | dBc          |
|                        |                                                | 1 MSamples/s, 12 bit, single ended, internal 2.5V reference       |                     | 76    |      | dBc          |
|                        |                                                | 1 MSamples/s, 12 bit, single ended, $V_{DD}$ reference            |                     | 73    |      | dBc          |
|                        |                                                | 1 MSamples/s, 12 bit, differential, internal 1.25V reference      |                     | 66    |      | dBc          |
|                        |                                                | 1 MSamples/s, 12 bit, differential, internal 2.5V reference       |                     | 77    |      | dBc          |
|                        |                                                | 1 MSamples/s, 12 bit, differential, $V_{DD}$ reference            |                     | 76    |      | dBc          |
|                        |                                                | 1 MSamples/s, 12 bit, differential, $2 \times V_{DD}$ reference   |                     | 75    |      | dBc          |
|                        |                                                | 1 MSamples/s, 12 bit, differential, 5V reference                  |                     | 69    |      | dBc          |
|                        |                                                | 200 kSamples/s, 12 bit, single ended, internal 1.25V reference    |                     | 75    |      | dBc          |
|                        |                                                | 200 kSamples/s, 12 bit, single ended, internal 2.5V reference     |                     | 75    |      | dBc          |
|                        |                                                | 200 kSamples/s, 12 bit, single ended, $V_{DD}$ reference          |                     | 76    |      | dBc          |
|                        |                                                | 200 kSamples/s, 12 bit, differential, internal 1.25V reference    |                     | 79    |      | dBc          |
|                        |                                                | 200 kSamples/s, 12 bit, differential, internal 2.5V reference     |                     | 79    |      | dBc          |
|                        |                                                | 200 kSamples/s, 12 bit, differential, 5V reference                |                     | 78    |      | dBc          |
|                        |                                                | 200 kSamples/s, 12 bit, differential, $V_{DD}$ reference          | 68                  | 79    |      | dBc          |
|                        |                                                | 200 kSamples/s, 12 bit, differential, $2 \times V_{DD}$ reference |                     | 79    |      | dBc          |
| V <sub>ADCOFFSET</sub> | Offset voltage                                 | After calibration, single ended                                   |                     | 0.3   |      | mV           |
|                        |                                                | After calibration, differential                                   | -3                  | 0.3   | 3    | mV           |
| TGRAD <sub>ADCTH</sub> | Thermometer output gradient                    |                                                                   |                     | -1.92 |      | mV/°C        |
|                        |                                                |                                                                   |                     | -6.3  |      | ADC Codes/°C |
| DNL <sub>ADC</sub>     | Differential non-linearity (DNL)               | $V_{DD} = 3.0$ V, external 2.5V reference                         | -1                  | ±0.7  | 4    | LSB          |
| INL <sub>ADC</sub>     | Integral non-linearity (INL), End point method |                                                                   |                     | ±1.2  | ±3.0 | LSB          |
| MC <sub>ADC</sub>      | No missing codes                               |                                                                   | 11.999 <sup>1</sup> | 12    |      | bits         |

**Figure 3.20. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C****1.25V Reference****2.5V Reference****2XVDDVSS Reference****5VDIFF Reference****VDD Reference**

**Figure 3.24. ADC Temperature sensor readout**

## 3.11 Digital Analog Converter (DAC)

**Table 3.15. DAC**

| Symbol          | Parameter                                          | Condition                                                      | Min       | Typ              | Max              | Unit       |
|-----------------|----------------------------------------------------|----------------------------------------------------------------|-----------|------------------|------------------|------------|
| $V_{DACOUT}$    | Output voltage range                               | VDD voltage reference, single ended                            | 0         |                  | $V_{DD}$         | V          |
|                 |                                                    | VDD voltage reference, differential                            | $-V_{DD}$ |                  | $V_{DD}$         | V          |
| $V_{DACCM}$     | Output common mode voltage range                   |                                                                | 0         |                  | $V_{DD}$         | V          |
| $I_{DAC}$       | Active current including references for 2 channels | 500 kSamples/s, 12 bit                                         |           | 400 <sup>1</sup> | 600 <sup>1</sup> | μA         |
|                 |                                                    | 100 kSamples/s, 12 bit                                         |           | 200 <sup>1</sup> | 260 <sup>1</sup> | μA         |
|                 |                                                    | 1 kSamples/s 12 bit NORMAL                                     |           | 17 <sup>1</sup>  | 25 <sup>1</sup>  | μA         |
| $SR_{DAC}$      | Sample rate                                        |                                                                |           |                  | 500              | ksamples/s |
| $f_{DAC}$       | DAC clock frequency                                | Continuous Mode                                                |           |                  | 1000             | kHz        |
|                 |                                                    | Sample/Hold Mode                                               |           |                  | 250              | kHz        |
|                 |                                                    | Sample/Off Mode                                                |           |                  | 250              | kHz        |
| $CYC_{DACCONV}$ | Clock cycles per conversion                        |                                                                |           | 2                |                  |            |
| $t_{DACCONV}$   | Conversion time                                    |                                                                | 2         |                  |                  | μs         |
| $t_{DACSETTLE}$ | Settling time                                      |                                                                |           | 5                |                  | μs         |
| $SNR_{DAC}$     | Signal to Noise Ratio (SNR)                        | 500 kSamples/s, 12 bit, single ended, internal 1.25V reference |           | 58               |                  | dB         |
|                 |                                                    | 500 kSamples/s, 12 bit, single ended, internal 2.5V reference  |           | 59               |                  | dB         |
|                 |                                                    | 500 kSamples/s, 12 bit, differential, internal 1.25V reference |           | 58               |                  | dB         |

| Symbol                 | Parameter                                     | Condition                                                      | Min | Typ | Max | Unit |
|------------------------|-----------------------------------------------|----------------------------------------------------------------|-----|-----|-----|------|
|                        |                                               | 500 kSamples/s, 12 bit, differential, internal 2.5V reference  |     | 58  |     | dB   |
|                        |                                               | 500 kSamples/s, 12 bit, differential, $V_{DD}$ reference       |     | 59  |     | dB   |
| SNDR <sub>DAC</sub>    | Signal to Noise-pulse Distortion Ratio (SNDR) | 500 kSamples/s, 12 bit, single ended, internal 1.25V reference |     | 57  |     | dB   |
|                        |                                               | 500 kSamples/s, 12 bit, single ended, internal 2.5V reference  |     | 54  |     | dB   |
|                        |                                               | 500 kSamples/s, 12 bit, differential, internal 1.25V reference |     | 56  |     | dB   |
|                        |                                               | 500 kSamples/s, 12 bit, differential, internal 2.5V reference  |     | 53  |     | dB   |
|                        |                                               | 500 kSamples/s, 12 bit, differential, $V_{DD}$ reference       |     | 55  |     | dB   |
| SFDR <sub>DAC</sub>    | Spurious-Free Dynamic Range(SFDR)             | 500 kSamples/s, 12 bit, single ended, internal 1.25V reference |     | 62  |     | dBc  |
|                        |                                               | 500 kSamples/s, 12 bit, single ended, internal 2.5V reference  |     | 56  |     | dBc  |
|                        |                                               | 500 kSamples/s, 12 bit, differential, internal 1.25V reference |     | 61  |     | dBc  |
|                        |                                               | 500 kSamples/s, 12 bit, differential, internal 2.5V reference  |     | 55  |     | dBc  |
|                        |                                               | 500 kSamples/s, 12 bit, differential, $V_{DD}$ reference       |     | 60  |     | dBc  |
| V <sub>DACOFFSET</sub> | Offset voltage                                | After calibration, single ended                                |     | 2   | 12  | mV   |
|                        |                                               | After calibration, differential                                |     | 2   |     | mV   |
| DNL <sub>DAC</sub>     | Differential non-linearity                    |                                                                |     | ±1  |     | LSB  |
| INL <sub>DAC</sub>     | Integral non-linearity                        |                                                                |     | ±5  |     | LSB  |
| MC <sub>DAC</sub>      | No missing codes                              |                                                                |     | 12  |     | bits |

<sup>1</sup> Measured with a static input code and no loading on the output.

## 3.12 Operational Amplifier (OPAMP)

The electrical characteristics for the Operational Amplifiers are based on simulations.

**Table 3.16. OPAMP**

| Symbol             | Parameter      | Condition                                             | Min | Typ | Max | Unit |
|--------------------|----------------|-------------------------------------------------------|-----|-----|-----|------|
| I <sub>OPAMP</sub> | Active Current | (OPA2)BIASPROG=0xF,<br>(OPA2)HALFBIAS=0x0, Unity Gain |     | 350 | 405 | μA   |
|                    |                | (OPA2)BIASPROG=0x7,<br>(OPA2)HALFBIAS=0x1, Unity Gain |     | 95  | 115 | μA   |

### 3.13 Analog Comparator (ACMP)

**Table 3.17. ACMP**


| Symbol           | Parameter                                         | Condition                                                           | Min | Typ  | Max      | Unit    |
|------------------|---------------------------------------------------|---------------------------------------------------------------------|-----|------|----------|---------|
| $V_{ACMPIN}$     | Input voltage range                               |                                                                     | 0   |      | $V_{DD}$ | V       |
| $V_{ACMPCM}$     | ACMP Common Mode voltage range                    |                                                                     | 0   |      | $V_{DD}$ | V       |
| $I_{ACMP}$       | Active current                                    | BIASPROG=0b0000, FULL-BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register  |     | 0.1  | 0.6      | $\mu A$ |
|                  |                                                   | BIASPROG=0b1111, FULL-BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register  |     | 2.87 | 12       | $\mu A$ |
|                  |                                                   | BIASPROG=0b1111, FULL-BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register  |     | 250  | 520      | $\mu A$ |
| $I_{ACMPREF}$    | Current consumption of internal voltage reference | Internal voltage reference off. Using external voltage reference    |     | 0    |          | $\mu A$ |
|                  |                                                   | Internal voltage reference                                          |     | 5    |          | $\mu A$ |
| $V_{ACMPOFFSET}$ | Offset voltage                                    | BIASPROG= 0b1010, FULL-BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register | -12 | 0    | 12       | mV      |
| $V_{ACMPHYST}$   | ACMP hysteresis                                   | Programmable                                                        |     | 17   |          | mV      |
| $R_{CSRES}$      | Capacitive Sense Internal Resistance              | CSRESSEL=0b00 in ACMPn_INPUTSEL                                     |     | 43   |          | kOhm    |
|                  |                                                   | CSRESSEL=0b01 in ACMPn_INPUTSEL                                     |     | 78   |          | kOhm    |
|                  |                                                   | CSRESSEL=0b10 in ACMPn_INPUTSEL                                     |     | 111  |          | kOhm    |
|                  |                                                   | CSRESSEL=0b11 in ACMPn_INPUTSEL                                     |     | 145  |          | kOhm    |
| $t_{ACMPSTART}$  | Startup time                                      |                                                                     |     |      | 10       | $\mu s$ |

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in Equation 3.1 (p. 43) .  $I_{ACMPREF}$  is zero if an external voltage reference is used.


#### Total ACMP Active Current

$$I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF} \quad (3.1)$$


Figure 3.30. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1



Current consumption, HYSTSEL = 4



Response time



Hysteresis

## 3.15 LCD


**Table 3.19. LCD**

| Symbol                    | Parameter                                            | Condition                                                                                                                | Min | Typ  | Max | Unit |
|---------------------------|------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------|-----|------|-----|------|
| $f_{\text{LCDFR}}$        | Frame rate                                           |                                                                                                                          | 30  |      | 200 | Hz   |
| $\text{NUM}_{\text{SEG}}$ | Number of segments supported                         |                                                                                                                          |     | 18×8 |     | seg  |
| $V_{\text{LCD}}$          | LCD supply voltage range                             | Internal boost circuit enabled                                                                                           | 2.0 |      | 3.8 | V    |
| $I_{\text{LCD}}$          | Steady state current consumption.                    | Display disconnected, static mode, framerate 32 Hz, all segments on.                                                     |     | 250  |     | nA   |
|                           |                                                      | Display disconnected, quadruplex mode, framerate 32 Hz, all segments on, bias mode to ONETHIRD in LCD_DISPCTRL register. |     | 550  |     | nA   |
| $I_{\text{LCDBOOST}}$     | Steady state Current contribution of internal boost. | Internal voltage boost off                                                                                               |     | 0    |     | μA   |
|                           |                                                      | Internal voltage boost on, boosting from 2.2 V to 3.0 V.                                                                 |     | 8.4  |     | μA   |
| $V_{\text{BOOST}}$        | Boost Voltage                                        | VBLEV of LCD_DISPCTRL register to LEVEL0                                                                                 |     | 3.02 |     | V    |
|                           |                                                      | VBLEV of LCD_DISPCTRL register to LEVEL1                                                                                 |     | 3.15 |     | V    |
|                           |                                                      | VBLEV of LCD_DISPCTRL register to LEVEL2                                                                                 |     | 3.28 |     | V    |
|                           |                                                      | VBLEV of LCD_DISPCTRL register to LEVEL3                                                                                 |     | 3.41 |     | V    |
|                           |                                                      | VBLEV of LCD_DISPCTRL register to LEVEL4                                                                                 |     | 3.54 |     | V    |
|                           |                                                      | VBLEV of LCD_DISPCTRL register to LEVEL5                                                                                 |     | 3.67 |     | V    |
|                           |                                                      | VBLEV of LCD_DISPCTRL register to LEVEL6                                                                                 |     | 3.73 |     | V    |
|                           |                                                      | VBLEV of LCD_DISPCTRL register to LEVEL7                                                                                 |     | 3.74 |     | V    |

The total LCD current is given by Equation 3.3 (p. 46) .  $I_{\text{LCDBOOST}}$  is zero if internal boost is off.

### Total LCD Current Based on Operational Mode and Internal Boost

$$I_{\text{LCDTOTAL}} = I_{\text{LCD}} + I_{\text{LCDBOOST}} \quad (3.3)$$

**Figure 5.2. TQFP64 PCB Solder Mask****Table 5.2. QFP64 PCB Solder Mask Dimensions (Dimensions in mm)**

| Symbol | Dim. (mm) |
|--------|-----------|
| a      | 1.72      |
| b      | 0.42      |
| c      | 0.50      |
| d      | 11.50     |
| e      | 11.50     |

Updated GPIO information.

Updated LFRCO information.

Updated HFRCO information.

Updated ULFRCO information.

Updated ADC information.

Updated DAC information.

Updated OPAMP information.

Updated ACMP information.

Updated VCMP information.

Added AUXHFRCO information.

## 7.3 Revision 1.21

November 21st, 2013

Updated figures.

Updated errata-link.

Updated chip marking.

Added link to Environmental and Quality information.

Re-added missing DAC-data.

## 7.4 Revision 1.20

September 30th, 2013

Added I2C characterization data.

Added SPI characterization data.

Corrected the DAC and OPAMP2 pin sharing information in the Alternate Functionality Pinout section.

Corrected GPIO operating voltage from 1.8 V to 1.85 V.

Updated that the EM2 current consumption test was carried out with only one RAM block enabled.

Corrected the ADC resolution from 12, 10 and 6 bit to 12, 8 and 6 bit.

Updated Environmental information.

Updated trademark, disclaimer and contact information.

Other minor corrections.

## 7.5 Revision 1.10

June 28th, 2013

Updated power requirements in the Power Management section.

Removed minimum load capacitance figure and table. Added reference to application note.

Other minor corrections.

## 7.6 Revision 1.00

September 11th, 2012

Updated the HFRCO 1 MHz band typical value to 1.2 MHz.

Updated the HFRCO 7 MHz band typical value to 6.6 MHz.

Other minor corrections.

## 7.7 Revision 0.98

May 25th, 2012

Corrected EM3 current consumption in the Electrical Characteristics section.

## 7.8 Revision 0.96

February 28th, 2012

Added reference to errata document.

Corrected TQFP64 package drawing.

Updated PCB land pattern, solder mask and stencil design.

## 7.9 Revision 0.95

September 28th, 2011

Flash configuration for Giant Gecko is now 1024KB or 512KB. For flash sizes below 512KB, see the Leopard Gecko Family.

Corrected operating voltage from 1.8 V to 1.85 V.

Added rising POR level to Electrical Characteristics section.

Updated Minimum Load Capacitance ( $C_{LFXOL}$ ) Requirement For Safe Crystal Startup.

Added Gain error drift and Offset error drift to ADC table.

Added Opamp pinout overview.

Added reference to errata document.

Corrected TQFP64 package drawing.

Updated PCB land pattern, solder mask and stencil design.

## 7.10 Revision 0.90

June 29th, 2011

Initial preliminary release.

# Table of Contents

|                                            |    |
|--------------------------------------------|----|
| 1. Ordering Information .....              | 2  |
| 2. System Summary .....                    | 3  |
| 2.1. System Introduction .....             | 3  |
| 2.2. Configuration Summary .....           | 7  |
| 2.3. Memory Map .....                      | 8  |
| 3. Electrical Characteristics .....        | 10 |
| 3.1. Test Conditions .....                 | 10 |
| 3.2. Absolute Maximum Ratings .....        | 10 |
| 3.3. General Operating Conditions .....    | 10 |
| 3.4. Current Consumption .....             | 11 |
| 3.5. Transition between Energy Modes ..... | 13 |
| 3.6. Power Management .....                | 13 |
| 3.7. Flash .....                           | 14 |
| 3.8. General Purpose Input Output .....    | 15 |
| 3.9. Oscillators .....                     | 23 |
| 3.10. Analog Digital Converter (ADC) ..... | 28 |
| 3.11. Digital Analog Converter (DAC) ..... | 38 |
| 3.12. Operational Amplifier (OPAMP) .....  | 39 |
| 3.13. Analog Comparator (ACMP) .....       | 43 |
| 3.14. Voltage Comparator (VCMP) .....      | 45 |
| 3.15. LCD .....                            | 46 |
| 3.16. I2C .....                            | 47 |
| 3.17. USART SPI .....                      | 48 |
| 3.18. Digital Peripherals .....            | 49 |
| 4. Pinout and Package .....                | 51 |
| 4.1. Pinout .....                          | 51 |
| 4.2. Alternate Functionality Pinout .....  | 54 |
| 4.3. GPIO Pinout Overview .....            | 58 |
| 4.4. Opamp Pinout Overview .....           | 59 |
| 4.5. TQFP64 Package .....                  | 60 |
| 5. PCB Layout and Soldering .....          | 62 |
| 5.1. Recommended PCB Layout .....          | 62 |
| 5.2. Soldering Information .....           | 64 |
| 6. Chip Marking, Revision and Errata ..... | 65 |
| 6.1. Chip Marking .....                    | 65 |
| 6.2. Revision .....                        | 65 |
| 6.3. Errata .....                          | 65 |
| 7. Revision History .....                  | 66 |
| 7.1. Revision 1.40 .....                   | 66 |
| 7.2. Revision 1.30 .....                   | 66 |
| 7.3. Revision 1.21 .....                   | 67 |
| 7.4. Revision 1.20 .....                   | 67 |
| 7.5. Revision 1.10 .....                   | 67 |
| 7.6. Revision 1.00 .....                   | 68 |
| 7.7. Revision 0.98 .....                   | 68 |
| 7.8. Revision 0.96 .....                   | 68 |
| 7.9. Revision 0.95 .....                   | 68 |
| 7.10. Revision 0.90 .....                  | 68 |
| A. Disclaimer and Trademarks .....         | 69 |
| A.1. Disclaimer .....                      | 69 |
| A.2. Trademark Information .....           | 69 |
| B. Contact Information .....               | 70 |
| B.1. ....                                  | 70 |