

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded - Microcontrollers"

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	LINbus, SCI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	12
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	16-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08sc4e0mtg

Table of Contents

Chapter 2
Pins and Connections

This section describes signals that connect to package pins. It includes pinout diagrams, recommended system connections, and detailed discussions of signals.

2.1 Device Pin Assignment

The following figure shows the pin assignments for the MC9S08SC4 device.



Table 2-1. Pin Function Priority

Pin Number	Priority ← Lowest … Highest →				
16-pin	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1					$\overline{\text{RESET}}$
2				BKGD	MS
3					V_{DD}
4					V_{SS}
5	PTB7		EXTAL		
6	PTB6		XTAL		
7	PTB5	TPM1CH1			
8	PTB4	TPM2CH1			
9	PTB3	PIB3			ADP7
10	PTB2	PIB2			ADP6
11	PTB1	PIB1	TxD		ADP5

Table 2-1. Pin Function Priority (continued)

Pin Number	Priority ← Lowest … Highest →				
16-pin	**Port Pin**	**Alt 1**	**Alt 2**	**Alt 3**	**Alt 4**
12	PTB0	PIB0	RxD		ADP4
13	PTA3	PIA3			ADP3
14	PTA2	PIA2			ADP2
15	PTA1	PIA1	TPM2CH0		ADP1
16	PTA0	PIA0	TPM1CH0	TCLK	ADP0

Chapter 3
Electrical Characteristics

3.1 Introduction

This section contains electrical and timing specifications for the MC9S08SC4 Series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 3-1. Parameter Classifications

P	Those parameters are guaranteed during production testing on each individual device.
C	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
T	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3-2 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

Table 3-5. ESD and Latch-Up Protection Characteristics

No.	Rating[1]	Symbol	Min	Max	Unit
1	Human body model (HBM)	V_{HBM}	± 2000	—	V
2	Charge device model (CDM)	V_{CDM}	± 500	—	V
3	Latch-up current at T_A = 125°C	I_{LAT}	± 100	—	mA

1 Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 3-6. DC Characteristics

Num	C	Characteristic	Symbol	Condition	Min	Typ[1]	Max	Unit
4	—	Operating voltage	V_{DD}	—	4.5	—	5.5	V
5	C	Output high voltage — All I/O pins, low-drive strength	V_{OH}	5 V, I_{Load} = –4 mA	V_{DD} – 1.5	—	—	V
	P			5 V, I_{Load} = –2 mA	V_{DD} – 0.8	—	—	
	C	Output high voltage — All I/O pins, high-drive strength		5 V, I_{Load} = –20 mA	V_{DD} – 1.5	—	—	
	P			5 V, I_{Load} = –10 mA	V_{DD} – 0.8	—	—	
6	C	Output high current — Max total I_{OH} for all ports	I_{OHT}	$V_{OUT} < V_{DD}$	0	—	–100	mA
7	C	Output low voltage — All I/O pins, low-drive strength	V_{OL}	5 V, I_{Load} = 4 mA	—	—	1.5	V
	P			5 V, I_{Load} = 2 mA	—	—	0.8	
	C	Output low voltage — All I/O pins, high-drive strength		5 V, I_{Load} = 20 mA	—	—	1.5	
	P			5 V, I_{Load} = 10 mA	—	—	0.8	
8	C	Output low current — Max total I_{OL} for all ports	I_{OLT}	$V_{OUT} > V_{SS}$	0	—	100	mA
9	P	Input high voltage; all digital inputs	V_{IH}	5V	0.65 x V_{DD}	—	—	V
10	P	Input low voltage; all digital inputs	V_{IL}	5V	—	—	0.35 x V_{DD}	V
11	C	Input hysteresis	V_{hys}	—	0.06 x V_{DD}	—	—	V
12	P	Input leakage current (per pin)	$\lvert I_{In} \rvert$	V_{In} = V_{DD} or V_{SS}	—	0.1	1	µA
13	P	Hi-Z (off-state) leakage current (per pin) — input/output port pins	$\lvert I_{OZ} \rvert$	V_{In} = V_{DD} or V_{SS},	—	0.1	1	µA
		Hi-Z (off-state) leakage current (per pin) — PTB6/XTAL,$\overline{\text{RESET}}$		V_{In} = V_{DD} or V_{SS}	—	0.2	2	µA
14	P	Pull-up or Pull-down[2] resistors; when enabled — I/O pins	R_{PU},R_{PD}	—	17	37	52	kΩ
	C	$\overline{\text{RESET}}$[3]	R_{PU}		17	37	52	kΩ

Table 3-6. DC Characteristics (continued)

Num	C	Characteristic	Symbol	Condition	Min	Typ[1]	Max	Unit
15	D	DC injection current [4, 5, 6, 7] Single pin limit	I_{IC}	$V_{IN} > V_{DD}$	0	—	2	mA
				$V_{IN} < V_{SS}$,	0	—	–0.2	mA
		Total MCU limit, includes sum of all stressed pins		$V_{IN} > V_{DD}$	0	—	25	mA
				$V_{IN} < V_{SS}$,	0	—	–5	mA
16	D	Input Capacitance, all pins	C_{In}	—	—	—	8	pF
17	D	RAM retention voltage	V_{RAM}	—	—	0.6	1.0	V
18	D	POR re-arm voltage[8]	V_{POR}	—	0.9	1.4	2.0	V
19	D	POR re-arm time[9]	t_{POR}	—	10	—	—	µs
20	P	Low-voltage detection threshold — high range V_{DD} falling V_{DD} rising	V_{LVD1}	—	 3.85 3.95	 4.0 4.1	 4.15 4.25	V
21	P	Low-voltage warning threshold — high range 1 V_{DD} falling V_{DD} rising	V_{LVW3}	—	 4.45 4.55	 4.6 4.7	 4.75 4.85	V
22	P	Low-voltage warning threshold — high range 0 V_{DD} falling V_{DD} rising	V_{LVW2}	—	 4.15 4.25	 4.3 4.4	 4.45 4.55	V
23	T	Low-voltage inhibit reset/recover hysteresis	V_{hys}	—	—	100	—	mV
24	P	Bandgap Voltage Reference[10]	V_{BG}	—	1.17	1.20	1.22	V

1 Typical values are measured at 25°C. Characterized, not tested.

2 When a pin interrupt is configured to detect rising edges, pull-down resistors are used in place of pull-up resistors.

3 The specified resistor value is the actual value internal to the device. The pull-up value may measure higher when measured externally on the pin.

4 Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

5 All functional non-supply pins are internally clamped to V_{SS} and V_{DD}.

6 Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

7 The $\overline{\text{RESET}}$ pin does not have a clamp diode to V_{DD}. Do not drive this pin above V_{DD}.

8 Maximum is highest voltage that POR will occur.

9 Simulated, not tested

10 Factory trimmed at V_{DD} = 5.0 V, Temp = 25°C



a) V_{DD} = 5V, High Drive

Figure 3-1. Typical V_{OL} vs I_{OL}, High Drive Strength



a) V_{DD} = 5V, Low Drive

Figure 3-2. Typical V_{OL} vs I_{OL}, Low Drive Strength



a) V_{DD} = 5V, High Drive

Figure 3-3. Typical $V_{DD} – V_{OH}$ vs I_{OH}, High Drive Strength



a) V_{DD} = 5V, Low Drive

Figure 3-4. Typical $V_{DD} – V_{OH}$ vs I_{OH}, Low Drive Strength

3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 3-7. Supply Current Characteristics

Num	C	Parameter		Symbol	V_{DD} (V)	Typ[1]	Max[2]	Unit
1	C	Run supply current[3] measured at (CPU clock = 4 MHz, f_{Bus} = 2 MHz)		RI_{DD}	5	1.9	2.4	mA
2	P	Run supply current[3] measured at (CPU clock = 16 MHz, f_{Bus} = 8 MHz)		RI_{DD}	5	4.6	5.6	mA
3	C	Run supply current[4] measured at (CPU clock = 32 MHz, f_{Bus} = 16 MHz)		RI_{DD}	5	7.8	8.9	mA
4	C	Stop3 mode supply current	–40 °C (C & M suffix)	$S3I_{DD}$	5	0.71	—	µA
	P		25 °C (All parts)			0.93	—	
	C[5]		85 °C (C suffix only)			4	11	
	C[5]		105 °C (V suffix only)			9	30	
	P[5]		125 °C (M suffix only)			28	60	
5	C	Stop2 mode supply current	–40 °C (C & M suffix)	$S2I_{DD}$	5	0.70	—	µA
	P		25 °C (All parts)			0.89	—	
	C[5]		85 °C (C suffix only)			3	8	
	C[5]		105 °C (V suffix only)			6	22	
	P[5]		125 °C (M suffix only)			17	41	
6	C	LVD adder to stop3 (LVDE = LVDSE = 1)		$S3I_{DDLVD}$	5	110	165	µA
7	C	Adder to stop3 for oscillator enabled[6] (EREFSTEN =1)		$S3I_{DDOSC}$	5	5	8	µA

1 Typical values are based on characterization data at 25 °C. See Figure 3-5 through Figure 3-7 for typical curves across voltage/temperature.

2 Max values in this column apply for the full operating temperature range of the device unless otherwise noted.

3 All modules except ADC active, ICS configured for FBE, and does not include any dc loads on port pins.

4 All modules except ADC active, ICS configured for FEI, and does not include any dc loads on port pins.

5 Stop currents are tested in production for 25 °C on all parts. Tests at other temperatures depend upon the part number suffix and maturity of the product. Freescale may eliminate a test insertion at a particular temperature from the production test flow once sufficient data has been collected and is approved.

6 Values given under the following conditions: low range operation (RANGE = 0) with a 32.768 kHz crystal and low power mode (HGO = 0).



Figure 3-7. Typical Stop I_{DD} vs. Temperature (V_{DD} = 5V)

3.8 External Oscillator (XOSC) Characteristics

NOTE

The MC9S08SC4 series supports a narrower low frequency external reference range than the standard ICS specification. All references to range "31.25 kHz to 39.0625 kHz" in this section should be limited to " 32.0 kHz to 38.4 kHz".



3.9 Internal Clock Source (ICS) Characteristics

Table 3-9. ICS Frequency Specifications (Temperature Range = –40 to 125°C Ambient)

Num	C	Rating	Symbol	Min	Typical	Max	Unit
1	P	Internal reference frequency - factory trimmed at V_{DD} = 5 V and temperature = 25°C	f_{int_ft}	—	31.25	—	kHz
2	T	Internal reference frequency - untrimmed[1]	f_{int_ut}	25	36	41.66	kHz
3	P	Internal reference frequency - user trimmed	f_{int_t}	31.25	—	39.0625	kHz
4	T	Internal reference startup time	t_{irefst}	—	—	6	µs
5	—	DCO output frequency range - untrimmed[1] value provided for reference assumes: fdco_ut = 1024 x f_{int_ut}	f_{dco_ut}	25.6	36.86	42.66	MHz
6	D	DCO output frequency range - trimmed	f_{dco_t}	32	—	40	MHz
7	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	$\Delta f_{dco\_res\_t}$	—	± 0.1	± 0.2	$\%f_{dco}$
8	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	$\Delta f_{dco\_res\_t}$	—	± 0.2	± 0.4	$\%f_{dco}$
9	D	Total deviation from actual trimmed DCO output frequency over voltage and temperature	Δf_{dco_t}	—	+ 0.5 – 1.0	± 2.0	$\%f_{dco}$
10	D	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C	Δf_{dco_t}	—	± 0.5	± 1	$\%f_{dco}$
11	D	FLL acquisition time [2]	$t_{acquire}$	—	—	1	ms
12	D	DCO output clock long term jitter (over 2mS interval) [3]	C_{Jitter}	—	0.02	0.2	$\%f_{dco}$

1 TRIM register at default value (0x80) and FTRIM control bit at default value (0x0).

2 This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

3 Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.

3.10 ADC Characteristics

Table 3-10. ADC Operating Conditions

Characteristic	Conditions	Symb	Min	Typ[1]	Max	Unit	Comment
Supply voltage	Absolute	V_{DDA}[2]	2.7	—	5.5	V	—
Input Voltage	—	V_{ADIN}	V_{REFL}[2]	—	V_{REFH}[2]	V	—
Input Capacitance	—	C_{ADIN}	—	4.5	5.5	pF	—
Input Resistance	—	R_{ADIN}	—	3	5	kΩ	—
Analog Source Resistance	10 bit mode f_{ADCK} > 4MHz f_{ADCK} < 4MHz	R_{AS}	 — —	 — —	 5 10	kΩ	External to MCU
	8 bit mode (all valid f_{ADCK})		—	—	10		
ADC Conversion Clock Frequency	High Speed (ADLPC=0)	f_{ADCK}	0.4	—	8.0	MHz	—
	Low Power (ADLPC=1)		0.4	—	4.0		

1 Typical values assume VDDA = 5.0 V, Temp = 25°C, fADCK=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

2 V_{DDA}/V_{REFH} and V_{SSA}/V_{REFL}, are derived from V_{DD} and V_{SS} respectively.



Figure 3-8. ADC Input Impedance Equivalency Diagram

Table 3-11. ADC Characteristics

Characteristic	Conditions	C	Symb	Min	Typ[1]	Max	Unit	Comment
Supply Current ADLPC=1 ADLSMP=1 ADCO=1	—	T	I_{DDA}	—	133	—	μA	—
Supply Current ADLPC=1 ADLSMP=0 ADCO=1	—	T	I_{DDA}	—	218	—	μA	—
Supply Current ADLPC=0 ADLSMP=1 ADCO=1	—	T	I_{DDA}	—	327	—	μA	—
Supply Current ADLPC=0 ADLSMP=0 ADCO=1	—	T	I_{DDA}	—	0.582	1	mA	—
ADC Asynchronous Clock Source	High Speed (ADLPC=0)	P	f_{ADACK}	2	3.3	5	MHz	$t_{ADACK} = 1/f_{ADACK}$
	Low Power (ADLPC=1)			1.25	2	3.3		
Conversion Time (Including sample time)	Short Sample (ADLSMP=0)	P	t_{ADC}	—	20	—	ADCK cycles	See ADC chapter in MC9S08SC4 Reference Manual for conversion time variances
	Long Sample (ADLSMP=1)			—	40	—		
Sample Time	Short Sample (ADLSMP=0)	P	t_{ADS}	—	3.5	—	ADCK cycles	
	Long Sample (ADLSMP=1)			—	23.5	—		
Total Unadjusted Error	10 bit mode	P	E_{TUE}	—	±1.5	±3.5	LSB	Includes quantization
	8 bit mode			—	±0.7	±1.5		
Differential Non-Linearity	10 bit mode	P	DNL	—	±0.5	±1.0	LSB	
	8 bit mode			—	±0.3	±0.5		
	Monotonicity and No-Missing-Codes guaranteed							
Integral Non-Linearity	10 bit mode	C	INL	—	±0.5	±1.0	LSB	
	8 bit mode			—	±0.3	±0.5		
Zero-Scale Error	10 bit mode	P	E_{ZS}	—	±1.5	±2.5	LSB	$V_{ADIN} = V_{SSA}$
	8 bit mode			—	±0.5	±0.7		
Full-Scale Error	10 bit mode	P	E_{FS}	—	±1	±1.5	LSB	$V_{ADIN} = V_{DDA}$
	8 bit mode			—	±0.5	±0.5		

2 This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources. Refer to Figure 3-9.

3 When any reset is initiated, internal circuitry drives the reset pin low for about 66 cycles of t_{cyc}. After POR reset the bus clock frequency changes to the untrimmed DCO frequency ($f_{reset} = (f_{dco\_ut})/4$) because TRIM is reset to 0x80 and FTRIM is reset to 0, and there is an extra divide-by-two because BDIV is reset to 0:1. After other resets trim stays at the pre-reset value.

4 This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

5 Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40°C to 125°C.



Figure 3-9. Reset Timing

3.11.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 3-13. TPM Input Timing

Num	C	Rating	Symbol	Min	Max	Unit
1	—	External clock frequency	f_{TEXT}	dc	1/4 f_{op}	MHz
2	—	External clock period	t_{TEXT}	4	—	t_{CYC}
3	—	External clock high time	t_{TCLKH}	1.5	—	t_{CYC}
4	—	External clock low time	t_{TCLKL}	1.5	—	t_{CYC}
5	—	Input capture pulse width	f_{ICPW}	1.5	—	t_{CYC}



3.12 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the FLASH memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.

Table 3-14. FLASH Characteristics

Num	C	Characteristic	Symbol	Min	Typical	Max	Unit
1	—	Supply voltage for program/erase	$V_{prog/erase}$	4.5	—	5.5	V
2	—	Supply voltage for read operation	V_{Read}	4.5	—	5.5	V
3	—	Internal FCLK frequency[1]	f_{FCLK}	150	—	200	kHz
4	—	Internal FCLK period ($1/f_{FCLK}$)	t_{Fcyc}	5	—	6.67	μs
5	—	Byte program time (random location)[2]	t_{prog}		9		t_{Fcyc}
6	—	Byte program time (burst mode)[2]	t_{Burst}		4		t_{Fcyc}
7	—	Page erase time[2]	t_{Page}		4000		t_{Fcyc}
8	—	Mass erase time[2]	t_{Mass}		20,000		t_{Fcyc}
9	C	Program/erase endurance[3] T_L to T_H = –40°C to +125°C T = 25°C	n_{FLPE}	10,000 —	— 100,000	— —	cycles
10	C	Data retention[4]	t_{D_ret}	15	100	—	years

1 The frequency of this clock is controlled by a software setting.

2 These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

3 Typical endurance for FLASH is based on the intrinsic bit cell performance. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619/D, Typical Endurance for Nonvolatile Memory.

4 Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618/D, Typical Data Retention for Nonvolatile Memory.

3.13 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

3.13.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East).

The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

Table 3-15. Radiated Emissions, Electric Field

Parameter	Symbol	Conditions	Frequency	f_{OSC}/f_{BUS}	Level[1] (Max)	Unit
Radiated emissions, electric field	V_{RE_TEM}	V_{DD} = 5 V T_A = +25°C package type 16-TSSOP	0.15 – 50 MHz	4 MHz crystal 8 MHz bus	–7	dBμV
			50 – 150 MHz		–11	
			150 – 500 MHz		–11	
			500 – 1000 MHz		–10	
			IEC Level		N	—
			SAE Level		1	—

1 Data based on qualification test results.

Chapter 4
Ordering Information and Mechanical Drawings

4.1 Ordering Information

This section contains ordering information for MC9S08SC4 device.

Table 4-1. Device Numbering System

Device Number[1]	Memory		Available Packages[2]
	FLASH	RAM	
S9S08SC4E0MTG	4K	256	16 TSSOP

1 See MC9S08SC4 Reference Manual for a complete description of modules. included on each device.

2 See Table 4-2 for package information.

4.1.1 Device Numbering Scheme



4.2 Package Information

Table 4-2. Package Information

Pin Count	Type	Designator	Case Number	Document No.
16	TSSOP	TG	948F-01	98ASH70247A

4.3 Mechanical Drawings

The following pages are mechanical drawings for the package described in Table 4-2.





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: 16 LD TSSOP, PITCH 0.65MM	DOCUMENT NO: 98ASH70247A	REV: B
	CASE NUMBER: 948F-01	19 MAY 2005
	STANDARD: JEDEC	