

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	LINbus, SCI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	12
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	16-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08sc4e0mtg

# **Table of Contents**

3.9 Internal Clock Source (ICS) Characteristics	18
3.10 ADC Characteristics	19
3.11 AC Characteristics	21
3.11.1 Control Timing	21
3.11.2 TPM Module Timing	22
3.12 Flash Specifications	23
3.13 EMC Performance	24
3.13.1 Radiated Emissions	24
Chapter 4	
Ordering Information and Mechanical Drawings	25
4.1 Ordering Information	25
4.1.1 Device Numbering Scheme	25
4.2 Package Information	25
4.3 Mechanical Drawings	25
Chapter 5	
Revision History	29
	3.10 ADC Characteristics 3.11 AC Characteristics 3.11.1 Control Timing 3.11.2 TPM Module Timing 3.12 Flash Specifications 3.13 EMC Performance 3.13.1 Radiated Emissions  Chapter 4  Ordering Information and Mechanical Drawings 4.1 Ordering Information 4.1.1 Device Numbering Scheme 4.2 Package Information 4.3 Mechanical Drawings  Chapter 5


**Chapter 1 Device Overview** 

# **Chapter 2 Pins and Connections**

This section describes signals that connect to package pins. It includes pinout diagrams, recommended system connections, and detailed discussions of signals.

# 2.1 Device Pin Assignment

The following figure shows the pin assignments for the MC9S08SC4 device.



**Table 2-1. Pin Function Priority** 

Pin	_	Priority								
Number	Lowest				Highest					
16-pin	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4					
1					RESET					
2				BKGD	MS					
3					$V_{DD}$					
4					V <sub>SS</sub>					
5	PTB7		EXTAL							
6	PTB6		XTAL							
7	PTB5	TPM1CH1								
8	PTB4	TPM2CH1								
9	PTB3	PIB3			ADP7					
10	PTB2	PIB2			ADP6					
11	PTB1	PIB1	TxD		ADP5					

### **Chapter 2 Pins and Connections**

**Table 2-1. Pin Function Priority (continued)** 

Pin		Priority							
Number	Lowest			Highest					
16-pin	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4				
12	PTB0	PIB0	RxD		ADP4				
13	PTA3	PIA3			ADP3				
14	PTA2	PIA2			ADP2				
15	PTA1	PIA1	TPM2CH0		ADP1				
16	PTA0	PIA0	TPM1CH0	TCLK	ADP0				

# **Chapter 3 Electrical Characteristics**

## 3.1 Introduction

This section contains electrical and timing specifications for the MC9S08SC4 Series of microcontrollers available at the time of publication.

## 3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

#### **Table 3-1. Parameter Classifications**

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

#### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3-2 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

Table 3-5. ESD and Latch-Up Protection Characteristics

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	$V_{HBM}$	± 2000	_	V
2	Charge device model (CDM)	V <sub>CDM</sub>	± 500	_	V
3	Latch-up current at T <sub>A</sub> = 125°C	I <sub>LAT</sub>	± 100	_	mA

Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

## 3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

**Table 3-6. DC Characteristics** 

Num	С	Characteristic		Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
4	_	Operating voltage		$V_{DD}$	_	4.5	_	5.5	V
	С	All I/	O pins,		5 V, $I_{Load} = -4 \text{ mA}$	V <sub>DD</sub> – 1.5	_	_	
5	Р	Output high low-drive s	trength	$V_{OH}$	5 V, $I_{Load} = -2 \text{ mA}$	V <sub>DD</sub> – 0.8	_	_	V
	C	voltage All I/	O pins,		5 V, $I_{Load} = -20 \text{ mA}$	V <sub>DD</sub> – 1.5	_	_	
	Р	high-drive s	trength		5 V, $I_{Load} = -10 \text{ mA}$	V <sub>DD</sub> – 0.8	_	_	
6	С	Output high Max total current a	I <sub>OH</sub> for III ports	I <sub>OHT</sub>	V <sub>OUT</sub> < V <sub>DD</sub>	0	_	-100	mA
	С	All I	/O pins		5 V, I <sub>Load</sub> = 4 mA	_	_	1.5	
7	Р	Output low low-drive s	trength	$V_{OL}$	5 V, I <sub>Load</sub> = 2 mA	_	_	0.8	
'	C	voltage All I	/O pins		5 V, I <sub>Load</sub> = 20 mA	_	_	1.5	V
	Р	high-drive s	trength		5 V, I <sub>Load</sub> = 10 mA	_	_	0.8	
8	С	Output low Max total I <sub>OL</sub> for a current	II ports	I <sub>OLT</sub>	V <sub>OUT</sub> > V <sub>SS</sub>	0	_	100	mA
9	Р	Input high voltage; all digital input	s	V <sub>IH</sub>	5V	0.65 x V <sub>DD</sub>		_	V
10	Р	Input low voltage; all digital inputs	i	$V_{IL}$	5V	_	_	0.35 x V <sub>DD</sub>	V
11	C	Input hysteresis		V <sub>hys</sub>	_	0.06 x V <sub>DD</sub>	_	_	V
12	Р	Input leakage current (per pin)		I <sub>In</sub>	$V_{In} = V_{DD}$ or $V_{SS}$	_	0.1	1	μА
	Р	Hi-Z (off-state) leakage current	(per pin)						
13		input/output po	ort pins	$ I_{OZ} $	$V_{In} = V_{DD}$ or $V_{SS}$ ,	_	0.1	1	μΑ
		PTB6/XTAL,ī	RESET		$V_{In} = V_{DD}$ or $V_{SS}$	_	0.2	2	μА
		Pull-up or Pull-down <sup>2</sup> resistors; we enabled	hen						
14	Р	l.	/O pins	$R_{PU}, R_{PD}$	_	17	37	52	kΩ
	С	R	ESET <sup>3</sup>	$R_{PU}$		17	37	52	kΩ

MC9S08SC4 MCU Series Data Sheet, Rev. 4

Table 3-6. DC Characteristics (continued)

Num	С	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
	D	DC injection current <sup>4, 5, 6, 7</sup>						
		Single pin limit		$V_{IN} > V_{DD}$	0	_	2	mA
15			I <sub>IC</sub>	$V_{IN} < V_{SS}$	0	_	-0.2	mA
		Total MCU limit, includes		$V_{IN} > V_{DD}$	0	_	25	mA
		sum of all stressed pins		$V_{IN} < V_{SS}$	0	_	<del>-</del> 5	mA
16	D	Input Capacitance, all pins	C <sub>In</sub>	_	_	_	8	pF
17	D	RAM retention voltage	$V_{RAM}$	_	_	0.6	1.0	V
18	D	POR re-arm voltage <sup>8</sup>	V <sub>POR</sub>	_	0.9	1.4	2.0	V
19	D	POR re-arm time <sup>9</sup>	t <sub>POR</sub>	_	10	_	_	μS
20	Р	Low-voltage detection threshold — high range V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVD1</sub>	_	3.85 3.95	4.0 4.1	4.15 4.25	V
21	Р	Low-voltage warning threshold — high range 1 V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVW3</sub>	_	4.45 4.55	4.6 4.7	4.75 4.85	V
22	Р	Low-voltage warning threshold — high range 0 V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVW2</sub>	_	4.15 4.25	4.3 4.4	4.45 4.55	V
23	Т	Low-voltage inhibit reset/recover hysteresis	$V_{hys}$	_	_	100	_	mV
24	Р	Bandgap Voltage Reference <sup>10</sup>	$V_{BG}$	_	1.17	1.20	1.22	V

<sup>&</sup>lt;sup>1</sup> Typical values are measured at 25°C. Characterized, not tested.

When a pin interrupt is configured to detect rising edges, pull-down resistors are used in place of pull-up resistors.

<sup>&</sup>lt;sup>3</sup> The specified resistor value is the actual value internal to the device. The pull-up value may measure higher when measured externally on the pin.

Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

All functional non-supply pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.

<sup>&</sup>lt;sup>6</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>&</sup>lt;sup>7</sup> The  $\overline{\text{RESET}}$  pin does not have a clamp diode to  $V_{DD}$ . Do not drive this pin above  $V_{DD}$ .

<sup>8</sup> Maximum is highest voltage that POR will occur.

<sup>9</sup> Simulated, not tested

<sup>&</sup>lt;sup>10</sup> Factory trimmed at  $V_{DD} = 5.0 \text{ V}$ , Temp = 25°C




Figure 3-1. Typical  $V_{OL}$  vs  $I_{OL}$ , High Drive Strength




Figure 3-2. Typical  $\rm V_{OL}$  vs  $\rm I_{OL},$  Low Drive Strength




Figure 3-3. Typical  $V_{DD} - V_{OH}$  vs  $I_{OH}$ , High Drive Strength




Figure 3-4. Typical  $V_{DD} - V_{OH}$  vs  $I_{OH}$ , Low Drive Strength

# 3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

**Table 3-7. Supply Current Characteristics** 

Num	С	Р	arameter	Symbol	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max <sup>2</sup>	Unit
1	С	Run supply curren (CPU clock = 4	nt <sup>3</sup> measured at MHz, f <sub>Bus</sub> = 2 MHz)	RI <sub>DD</sub>	5	1.9	2.4	mA
2	Р	Run supply curren (CPU clock = 16	nt <sup>3</sup> measured at 6 MHz, f <sub>Bus</sub> = 8 MHz)	RI <sub>DD</sub>	5	4.6	5.6	mA
3	С	Run supply current <sup>4</sup> measured at (CPU clock = 32 MHz, f <sub>Bus</sub> = 16 MHz)		RI <sub>DD</sub>	5	7.8	8.9	mA
	С		-40 °C (C & M suffix)			0.71	_	
	Р	Stop3 mode	25 °C (All parts)			0.93	_	
4	C <sup>5</sup>	supply current	supply current 85 °C (C suffix only)		5	4	11	μΑ
	C <sup>5</sup>		105 °C (V suffix only)			9	30	
	P <sup>5</sup>		125 °C (M suffix only)			28	60	
5	С		-40 °C (C & M suffix)			0.70	_	
	Р	Stop2 mode	25 °C (All parts)			0.89	_	
	C <sup>5</sup>	supply current	85 °C (C suffix only)	S2I <sub>DD</sub>	5	3	8	μΑ
	C <sup>5</sup>		105 °C (V suffix only)			6	22	
	P <sup>5</sup>		125 °C (M suffix only)			17	41	1
6	С	LVD adder to stop3 (LVDE = LVDSE = 1)		S3I <sub>DDLVD</sub>	5	110	165	μА
7	С	Adder to stop3 for (EREFSTEN =1)	oscillator enabled <sup>6</sup>	S3I <sub>DDOSC</sub>	5	5	8	μА

Typical values are based on characterization data at 25 °C. See Figure 3-5 through Figure 3-7 for typical curves across voltage/temperature.

<sup>&</sup>lt;sup>2</sup> Max values in this column apply for the full operating temperature range of the device unless otherwise noted.

<sup>&</sup>lt;sup>3</sup> All modules except ADC active, ICS configured for FBE, and does not include any dc loads on port pins.

<sup>&</sup>lt;sup>4</sup> All modules except ADC active, ICS configured for FEI, and does not include any dc loads on port pins.

<sup>&</sup>lt;sup>5</sup> Stop currents are tested in production for 25 °C on all parts. Tests at other temperatures depend upon the part number suffix and maturity of the product. Freescale may eliminate a test insertion at a particular temperature from the production test flow once sufficient data has been collected and is approved.

<sup>&</sup>lt;sup>6</sup> Values given under the following conditions: low range operation (RANGE = 0) with a 32.768 kHz crystal and low power mode (HGO = 0).





Figure 3-7. Typical Stop  $I_{DD}$  vs. Temperature ( $V_{DD} = 5V$ )

# 3.8 External Oscillator (XOSC) Characteristics

## **NOTE**

The MC9S08SC4 series supports a narrower low frequency external reference range than the standard ICS specification. All references to range "31.25 kHz to 39.0625 kHz" in this section should be limited to " 32.0 kHz to 38.4 kHz".

#### **Chapter 3 Electrical Characteristics**



# 3.9 Internal Clock Source (ICS) Characteristics

Table 3-9. ICS Frequency Specifications (Temperature Range = -40 to 125°C Ambient)

Num	С	Rating	Symbol	Min	Typical	Max	Unit
1	Р	Internal reference frequency - factory trimmed at V <sub>DD</sub> = 5 V and temperature = 25°C	f <sub>int_ft</sub>	_	31.25	_	kHz
2	Т	Internal reference frequency - untrimmed <sup>1</sup>	f <sub>int_ut</sub>	25	36	41.66	kHz
3	Р	Internal reference frequency - user trimmed	f <sub>int_t</sub>	31.25	_	39.0625	kHz
4	T	Internal reference startup time	t <sub>irefst</sub>	_	_	6	μS
5	_	DCO output frequency range - untrimmed <sup>1</sup> value provided for reference assumes: fdco_ut = 1024 x f <sub>int_ut</sub>	f <sub>dco_ut</sub>	25.6	36.86	42.66	MHz
6	D	DCO output frequency range - trimmed	f <sub>dco_t</sub>	32	_	40	MHz
7	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	Δf <sub>dco_res_t</sub>	_	± 0.1	± 0.2	%f <sub>dco</sub>
8	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	Δf <sub>dco_res_t</sub>	_	± 0.2	± 0.4	%f <sub>dco</sub>
9	D	Total deviation from actual trimmed DCO output frequency over voltage and temperature	Δf <sub>dco_t</sub>	_	+ 0.5 - 1.0	± 2.0	%f <sub>dco</sub>
10	D	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C	$\Delta f_{dco\_t}$	_	± 0.5	± 1	%f <sub>dco</sub>
11	D	FLL acquisition time <sup>2</sup>	t <sub>acquire</sub>	_	_	1	ms
12	D	DCO output clock long term jitter (over 2mS interval) <sup>3</sup>	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

<sup>&</sup>lt;sup>1</sup> TRIM register at default value (0x80) and FTRIM control bit at default value (0x0).

This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>BUS</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.

## 3.10 ADC Characteristics

**Table 3-10. ADC Operating Conditions** 

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply voltage	Absolute	V <sub>DDA</sub> <sup>2</sup>	2.7	_	5.5	V	_
Input Voltage	_	V <sub>ADIN</sub>	V <sub>REFL</sub> <sup>2</sup>	_	V <sub>REFH</sub> <sup>2</sup>	V	_
Input Capacitance	_	C <sub>ADIN</sub>	_	4.5	5.5	pF	_
Input Resistance	_	R <sub>ADIN</sub>	_	3	5	kΩ	_
Analog Source Resistance	10 bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz	R <sub>AS</sub>	_	_ _	5 10	kΩ	External to MCU
	8 bit mode (all valid f <sub>ADCK</sub> )		_	_	10		
ADC	High Speed (ADLPC=0)	f <sub>ADCK</sub>	0.4	_	8.0	MHz	_
Conversion Clock Frequency	Low Power (ADLPC=1)		0.4		4.0		

Typical values assume VDDA = 5.0 V, Temp = 25°C, fADCK=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

 $<sup>^2~\</sup>rm V_{DDA}/\rm V_{REFH}$  and  $\rm V_{SSA}/\rm V_{REFL},$  are derived from  $\rm V_{DD}$  and  $\rm V_{SS}$  respectively.




Figure 3-8. ADC Input Impedance Equivalency Diagram

**Table 3-11. ADC Characteristics** 

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply Current ADLPC=1 ADLSMP=1 ADCO=1	_	Т	I <sub>DDA</sub>	_	133	_	μА	_
Supply Current ADLPC=1 ADLSMP=0 ADCO=1	_	Т	I <sub>DDA</sub>	_	218	_	μА	_
Supply Current ADLPC=0 ADLSMP=1 ADCO=1	_	Т	I <sub>DDA</sub>	_	327	_	μА	_
Supply Current ADLPC=0 ADLSMP=0 ADCO=1	_	Т	I <sub>DDA</sub>	_	0.582	1	mA	_
ADC	High Speed (ADLPC=0)	Р	f <sub>ADACK</sub>	2	3.3	5	MHz	t <sub>ADACK</sub> =
Asynchronous Clock Source	Low Power (ADLPC=1)			1.25	2	3.3		1/f <sub>ADACK</sub>
Conversion Time	Short Sample (ADLSMP=0)	Р	t <sub>ADC</sub>	_	20	_	ADCK cycles	See ADC chapter in
(Including sample time)	Long Sample (ADLSMP=1)			_	40	_		MC9S08SC4 Reference Manual for
Sample Time	Short Sample (ADLSMP=0)	Р	t <sub>ADS</sub>	_	3.5	_	ADCK cycles	conversion time variances
	Long Sample (ADLSMP=1)			_	23.5	_		
Total	10 bit mode	Р	E <sub>TUE</sub>	_	±1.5	±3.5	LSB	Includes
Unadjusted Error	8 bit mode			_	±0.7	±1.5		quantization
Differential	10 bit mode	Р	DNL	_	±0.5	±1.0	LSB	
Non-Linearity	8 bit mode			_	±0.3	±0.5		
		Monot	onicity and	No-Missin	g-Codes gua	ranteed	1	I
Integral	10 bit mode	С	INL	_	±0.5	±1.0	LSB	
Non-Linearity	8 bit mode			_	±0.3	±0.5		
Zero-Scale	10 bit mode	Р	E <sub>ZS</sub>	_	±1.5	±2.5	LSB	V <sub>ADIN</sub> = V <sub>SSA</sub>
Error	8 bit mode			_	±0.5	±0.7		
Full-Scale	10 bit mode	Р	E <sub>FS</sub>	_	±1	±1.5	LSB	$V_{ADIN} = V_{DDA}$
Error	8 bit mode			_	±0.5	±0.5		

## MC9S08SC4 MCU Series Data Sheet, Rev. 4

#### **Chapter 3 Electrical Characteristics**

- <sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources. Refer to Figure 3-9.
- When any reset is initiated, internal circuitry drives the reset pin low for about 66 cycles of  $t_{cyc}$ . After POR reset the bus clock frequency changes to the untrimmed DCO frequency ( $f_{reset} = (f_{dco\_ut})/4$ ) because TRIM is reset to 0x80 and FTRIM is reset to 0, and there is an extra divide-by-two because BDIV is reset to 0:1. After other resets trim stays at the pre-reset value.
- <sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- $^5$  Timing is shown with respect to 20%  $\rm V_{DD}$  and 80%  $\rm V_{DD}$  levels. Temperature range –40°C to 125°C.





Figure 3-9. Reset Timing

# 3.11.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Num	С	Rating	Symbol	Min	Max	Unit
1	_	External clock frequency	f <sub>TEXT</sub>	dc	1/4 f <sub>op</sub>	MHz
2	_	External clock period	t <sub>TEXT</sub>	4	_	t <sub>CYC</sub>
3	_	External clock high time	t <sub>TCLKH</sub>	1.5	_	t <sub>CYC</sub>
4	_	External clock low time	t <sub>TCLKL</sub>	1.5	_	t <sub>CYC</sub>
5	_	Input capture pulse width	f <sub>ICPW</sub>	1.5	_	t <sub>CYC</sub>

**Table 3-13. TPM Input Timing** 



# 3.12 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the FLASH memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.

Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
1	_	Supply voltage for program/erase	V <sub>prog/erase</sub>	4.5	_	5.5	V
2	_	Supply voltage for read operation	V <sub>Read</sub>	4.5	_	5.5	V
3	_	Internal FCLK frequency <sup>1</sup>	f <sub>FCLK</sub>	150	_	200	kHz
4	_	Internal FCLK period (1/f <sub>FCLK</sub> )	t <sub>Fcyc</sub>	5	_	6.67	μS
5	_	Byte program time (random location) <sup>2</sup>	t <sub>prog</sub>	9			t <sub>Fcyc</sub>
6	_	Byte program time (burst mode) <sup>2</sup>	t <sub>Burst</sub>	4		t <sub>Fcyc</sub>	
7	_	Page erase time <sup>2</sup>	t <sub>Page</sub>	4000		t <sub>Fcyc</sub>	
8	_	Mass erase time <sup>2</sup>	t <sub>Mass</sub>	20,000		t <sub>Fcyc</sub>	
9	С	Program/erase endurance <sup>3</sup> $T_L$ to $T_H = -40$ °C to +125°C $T = 25$ °C	n <sub>FLPE</sub>	10,000	— 100,000		cycles
10	С	Data retention <sup>4</sup>	t <sub>D_ret</sub>	15	100	_	years

**Table 3-14. FLASH Characteristics** 

The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

Typical endurance for FLASH is based on the intrinsic bit cell performance. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619/D, Typical Endurance for Nonvolatile Memory.

Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618/D, Typical Data Retention for Nonvolatile Memory.

### 3.13 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 3.13.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East).

The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

Parameter	Symbol	Conditions	Frequency	f <sub>osc</sub> /f <sub>Bus</sub>	Levei <sup>1</sup> (Max)	Unit
	V <sub>RE_TEM</sub>	$V_{DD} = 5 \text{ V}$ $T_A = +25^{\circ}\text{C}$ package type 16-TSSOP	0.15 – 50 MHz	4 MHz crystal 8 MHz bus	-7	dΒμV
			50 – 150 MHz		-11	
Radiated emissions,			150 – 500 MHz		-11	
electric field			500 – 1000 MHz		-10	
			IEC Level		N	_
			SAFLevel		1	

Table 3-15. Radiated Emissions, Electric Field

Data based on qualification test results.

# **Chapter 4 Ordering Information and Mechanical Drawings**

## 4.1 Ordering Information


This section contains ordering information for MC9S08SC4 device.

**Table 4-1. Device Numbering System** 

Device Number <sup>1</sup>	Men	nory	Available
Device Number	FLASH	RAM	Packages <sup>2</sup>
S9S08SC4E0MTG	4K	256	16 TSSOP

See MC9S08SC4 Reference Manual for a complete description of modules. included on each device.

## 4.1.1 Device Numbering Scheme



## 4.2 Package Information


**Table 4-2. Package Information** 


Pin Count	Type Designator		Case Number	Document No.	
16	TSSOP	TG	948F-01	98ASH70247A	

# 4.3 Mechanical Drawings

The following pages are mechanical drawings for the package described in Table 4-2.

<sup>&</sup>lt;sup>2</sup> See Table 4-2 for package information.





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	CAL OUTLINE PRINT VERSION NOT TO		T TO SCALE
TITLE:	DOCUMENT NO	: 98ASH70247A	REV: B	
16 LD TSSOP, PITCH O.	CASE NUMBER	: 948F-01	19 MAY 2005	
10 25 10001, 111011 0.	00111111	STANDARD: JE	DEC	

## MC9S08SC4 MCU Series Data Sheet, Rev. 4

**Chapter 5 Revision History**