
E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	LINbusSCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f361ar6ta

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIN DESCRIPTION (Cont'd)

For external pin connection guidelines, refer to "ELECTRICAL CHARACTERISTICS" on page 178.

Legend / Abbreviations for Table 2:

Type: I = input, O = output, S = supply

In/Output level: C_T = CMOS 0.3V_{DD}/0.7V_{DD} with Schmitt trigger

T_T= TTL 0.8V / 2V with Schmitt trigger

Output level: HS = 20mA high sink (on N-buffer only)

Port and control configuration:

- Input: float = floating, wpu = weak pull-up, int = interrupt¹⁾, ana = analog, RB = robust
- Output: OD = open drain, PP = push-pull

Refer to "I/O PORTS" on page 45 for more details on the software configuration of the I/O ports.

The RESET configuration of each pin is shown in bold which is valid as long as the device is in reset state.

Table 2. Device Pin Description

	Pin n	0	Level Port			Main										
P64	P44	P32	Pin Name	Type	ut	out		Inp	out		Out	tput	function (after	Alternate	function	
LQFP64	LQFP44	LQFP32		-	Input	Output	float	ndm	int	ana	ao	99	reset)			
1	1	1	OSC1 ³⁾	I				~	0	5				clock input or l verter input	Resonator os-	
2	2	2	OSC2 ³⁾	I/O									Resonate	or oscillator inv	erter output	
3	-	-	PA0 / ARTIC1	I/O	C_T	1	X	е	i0		Х	Х	Port A0	ART Input Ca	apture 1	
4	3	3	PA1 / PWM0	I/O	C_T	5	Х		ei0		Х	Х	Port A1	ART PWM O	utput 0	
5	4	4	PA2 (HS) / PWM1	I/O	C_{T}	HS	Х	е	i0		Х	Х	Port A2	ART PWM O	utput 1	
6	5	-	PA3 / PWM2	I/O	C_T		Х		ei0		Х	Х	Port A3	ART PWM O	utput 2	
7	6	-	PA4 / PWM3	I/O	C_T		Х	е	i0		Х	Х	Port A4	ART PWM Output 3		
8	-	-	V _{SS_3}	S									Digital G	round Voltage		
9	-	-	V _{DD_3}	S									Digital Ma	ain Supply Voltage		
10	7	5	PA5 (HS) / ARTCLK	I/O	C_T	HS	Х		ei0		Х	Х	Port A5	ART Externa	l Clock	
11	8)-{	PA6 (HS) / ARTIC2	I/O	C_T	HS	Х	е	i0		Х	Х	Port A6	ART Input Ca	apture 2	
12)•	PA7 / T8_OCMP2	I/O	C_T		Х		ei0		Х	Х	Port A7	TIM8 Output	Compare 2	
13	5	-	PB0 /T8_ICAP2	I/O	C_T		X	е	i1		Х	Х	Port B0	TIM8 Input C	apture 2	
14	9	6	PB1 /T8_OCMP1	I/O	C_T		Х		ei1		Х	Х	Port B1	TIM8 Output	Compare 1	
15	10	7	PB2 / T8_ICAP1	I/O	C_T		Х	е	i1		Х	Х	Port B2	TIM8 Input C	apture 1	
16	11	8	PB3 / MCO	I/O	C_T		X		ei1		Х	Х	Port B3	Main clock ou	ut (f _{OSC2})	
17	-	-	PE0 / AIN12	I/O	TT		Х	Х		RB	Х	Х	Port E0	ADC Analog Input 12		
18	-	-	PE1 / AIN13	I/O	T _T		Х	Х		RB	Х	Х	Port E1	ADC Analog	Input 13	
19	12	9	PB4 / AIN0 / ICCCLK	I/O	CT		Х	e	i1	RB	х	х	Port B4	ICC Clock input	ADC Analog Input 0	
20	-	-	PE2 / AIN14	I/O	T_T		Х	Х		RB	Х	Х	Port E2	ADC Analog	Input 14	
21	-	-	PE3 / AIN15	I/O	T_T		Х	Х		RB	Х	Х	Port E3	ADC Analog	Input 15	
22	13	10	PB5 / AIN1 / ICCDATA	I/O	C _T		х		ei1	RB	Х	х	Port B5	ICC Data in- put	ADC Analog Input 1	


CENTRAL PROCESSING UNIT (Cont'd)

Stack Pointer (SP)

Read/Write

<u>لرک</u>

Reset Value: 01 FFh



The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see Figure 9).

Since the stack is 256 bytes deep, the 8 most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP7 to SP0 bits are set) which is the stack higher address.

Figure 9. Stack Manipulation Example


The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.

Note: When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in Figure 9.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.



I/O PORTS (Cont'd)

9.6 I/O PORT REGISTER CONFIGURATIONS

The I/O port register configurations are summarized as follows.

9.6.1 Standard Ports

PB7:6, PC0, PC3, PC7:5, PD3:2, PD5, PE7:0, PF7:0

MODE	DDR	OR
floating input	0	0
pull-up input	0	1
open drain output	1	0
push-pull output	1	1

9.6.2 Interrupt Ports PA0,2,4,6; PB0,2,4; PC1; PD0,6

(with pull-up)

MODE	DDR	OR	
floating input	0	0	
pull-up interrupt input	0	1	
open drain output	1	0	
push-pull output	1	5	
Obsolete Produ			

PA1,3,5,7; PB1,3,5; PC2; PD1,4,7

(without pull-up)

MODE	DDR	OR
floating input	0	0
floating interrupt input	0	1
open drain output	1	0
push-pull output	1	1
9.6.3 Pull-up Input Port PC4	lot!	51

9.6.3 Pull-up Input Port

МО	DE
pull-up	o input

The PC4 port cannot operate as a general purpose output. If DDR = 1 it is still possible to read the port through the DR register.

57

I/O PORTS (Cont'd)

Table 14. Port Configuration

Port	Pin name		put	Output		
Port	Pin name	OR = 0	OR = 1	OR = 0	OR = 1	
	PA0		pull-up interrupt (ei0)			
	PA1		floating interrupt (ei0)			
	PA2		pull-up interrupt (ei0)			
Port A	PA3	floating	floating interrupt (ei0)	onon drain	puch pu	
POILA	PA4	floating	pull-up interrupt (ei0)	open drain	push-pu	
	PA5		floating interrupt (ei0)			
	PA6		pull-up interrupt (ei0)			
	PA7		floating interrupt (ei0)		15	
	PB0		pull-up interrupt (ei1)		<u> </u>	
	PB1		floating interrupt (ei1)			
	PB2	fleation	pull-up interrupt (ei1)			
Port B	PB3	floating floating	floating interrupt (ei1)	open drain	push-pull	
	PB4		pull-up interrupt (ei1)			
	PB5		floating interrupt (ei1)			
	PC0		pull-up	(0)		
	PC1	fleation	pull-up interrupt (ei2)	an an duain		
Port C	PC2	floating	floating interrupt (ei2)	open drain	push-pu	
PontC	PC3		pull-up			
	PC4	pu	ll-up	N/	A	
	PC7:5	floating	pull-up	open drain	push-pu	
	PD0		pull-up interrupt (ei3)			
	PD1	15	floating interrupt (ei3)			
	PD3:2		pull-up			
Port D	PD4	floating	floating interrupt (ei3)	open drain	push-pu	
	PD5		pull-up			
	PD6		pull-up interrupt (ei3)			
	PD7		floating interrupt (ei3)			
Port E	PE7:0	floating (TTL)	pull-up (TTL)	open drain	push-pu	
TORE	PF7:0	floating (TTL)	pull-up (TTL)	open drain	push-pu	

16-BIT TIMER (Cont'd)

10.4.3.6 Pulse Width Modulation Mode

Pulse Width Modulation (PWM) mode enables the generation of a signal with a frequency and pulse length determined by the value of the OC1R and OC2R registers.


Pulse Width Modulation mode uses the complete Output Compare 1 function plus the OC2R register, and so this functionality can not be used when PWM mode is activated.

In PWM mode, double buffering is implemented on the output compare registers. Any new values written in the OC1R and OC2R registers are taken into account only at the end of the PWM period (OC2) to avoid spikes on the PWM output pin (OCMP1).

Procedure

To use Pulse Width Modulation mode:

- 1. Load the OC2R register with the value corresponding to the period of the signal using the formula in the opposite column.
- 2. Load the OC1R register with the value corresponding to the period of the pulse if (OLVL1 = 0 and OLVL2 = 1) using the formula in the opposite column.
- 3. Select the following in the CR1 register:
 - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC1R register.
 - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC2R register.
- 4. Select the following in the CR2 register:
 - Set OC1E bit: the OCMP1 pin is then dedicated to the output compare 1 function.
 - Set the PWM bit.
 - Select the timer clock (CC[1:0]) (see Table 17 Clock Control Bits).



If OLVL1 = 1 and OLVL2 = 0 the length of the positive pulse is the difference between the OC2R and OC1R registers.

If OLVL1 = OLVL2 a continuous signal will be seen on the OCMP1 pin.

The OC*i*R register value required for a specific timing application can be calculated using the following formula:

$$OC_{i}R Value = \frac{t \cdot t_{CPU}}{PRESC} - 5$$

Where:

t = Signal or pulse period (in seconds)

f_{CPU} = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 17 Clock Control Bits)

If the timer clock is an external clock the formula is:

Where:

= Signal or pulse period (in seconds)

 f_{EXT} = External timer clock frequency (in hertz)

The Output Compare 2 event causes the counter to be initialized to FFFCh (See Figure 58)

Notes:

- 1. After a write instruction to the OC*i*HR register, the output compare function is inhibited until the OC*i*LR register is also written.
- 2. The OCF1 and OCF2 bits cannot be set by hardware in PWM mode therefore the Output Compare interrupt is inhibited.
- 3. The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce a timer interrupt if the ICIE bit is set and the I bit is cleared.
- 4. In PWM mode the ICAP1 pin can not be used to perform input capture because it is disconnected to the timer. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each period and ICF1 can also generates interrupt if ICIE is set.
- 5. When the Pulse Width Modulation (PWM) and One Pulse mode (OPM) bits are both set, the PWM mode is the only active one.

16-BIT TIMER (Cont'd)

10.4.7 Register Description

Each Timer is associated with three control and status registers, and with six pairs of data registers (16-bit values) relating to the two input captures, the two output compares, the counter and the alternate counter.

CONTROL REGISTER 1 (CR1)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1

Bit 7 = **ICIE** *Input Capture Interrupt Enable.* 0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set.

Bit 6 = **OCIE** *Output Compare Interrupt Enable.* 0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is set.

Bit 5 = **TOIE** *Timer Overflow Interrupt Enable.* 0: Interrupt is inhibited.

Jbsolete P

1: A timer interrupt is enabled whenever the TOF bit of the SR register is set.

Bit 4 = FOLV2 Forced Output Compare 2.

- This bit is set and cleared by software.
- 0: No effect on the OCMP2 pin.
- 1: Forces the OLVL2 bit to be copied to the OCMP2 pin, if the OC2E bit is set and even if there is no successful comparison.

Bit 3 = FOLV1 Forced Output Compare 1.

- This bit is set and cleared by software.
- 0: No effect on the OCMP1 pin.
- 1: Forces OLVL1 to be copied to the OCMP1 pin, if the OC1E bit is set and even if there is no successful comparison.

Bit 2 = OLVL2 Output Level 2.

This bit is copied to the OCMP2 pin whenever a successful comparison occurs with the OC2R register and OCxE is set in the CR2 register. This value is copied to the OCMP1 pin in One Pulse mode and Pulse Width Modulation mode.

Bit 1 = IEDG1 Input Edge 1.

This bit determines which type of level transition on the ICAP1 pin will trigger the capture. 0: A falling edge triggers the capture. 1: A rising edge triggers the capture.

Bit 0 = OLVL1 Output Level 1.

The OLVL1 bit is copied to the OCMP1 pin whenever a successful comparison occurs with the OC1R register and the OC1E bit is set in the CR2 register.



8-BIT TIMER (Cont'd)

10.5.7 Register Description

Each Timer is associated with three control and status registers, and with six data registers (8-bit values) relating to the two input captures, the two output compares, the counter and the alternate counter.

CONTROL REGISTER 1 (CR1)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1

Bit 7 = **ICIE** *Input Capture Interrupt Enable.* 0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set.

Bit 6 = **OCIE** *Output Compare Interrupt Enable.* 0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is set.

Bit 5 = **TOIE** *Timer Overflow Interrupt Enable.* 0: Interrupt is inhibited.

Josolete P

لركا

1: A timer interrupt is enabled whenever the TOF bit of the SR register is set.

Bit 4 = FOLV2 Forced Output Compare 2.

- This bit is set and cleared by software.
- 0: No effect on the OCMP2 pin.
- 1: Forces the OLVL2 bit to be copied to the OCMP2 pin, if the OC2E bit is set and even if there is no successful comparison.

Bit 3 = FOLV1 Forced Output Compare 1.

- This bit is set and cleared by software.
- 0: No effect on the OCMP1 pin.
- 1: Forces OLVL1 to be copied to the OCMP1 pin, if the OC1E bit is set and even if there is no successful comparison.

Bit 2 = OLVL2 Output Level 2.

This bit is copied to the OCMP2 pin whenever a successful comparison occurs with the OC2R register and OCxE is set in the CR2 register. This value is copied to the OCMP1 pin in One Pulse Mode and Pulse Width Modulation mode.

Bit 1 = IEDG1 Input Edge 1.

This bit determines which type of level transition on the ICAP1 pin will trigger the capture. 0: A falling edge triggers the capture. 1: A rising edge triggers the capture.

Bit 0 = OLVL1 Output Level 1.

The OLVL1 bit is copied to the OCMP1 pin whenever a successful comparison occurs with the OC1R register and the OC1E bit is set in the CR2 register.

103/225

SERIAL PERIPHERAL INTERFACE (cont'd)

10.6.4 Clock Phase and Clock Polarity


Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits (See Figure 74).

Note: The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL = 1 or pulling down SCK if CPOL = 0).

The combination of the CPOL clock polarity and CPHA (clock phase) bits selects the data capture clock edge.

Figure 74 shows an SPI transfer with the four combinations of the CPHA and CPOL bits. The diagram may be interpreted as a master or slave timing diagram where the SCK pin, the MISO pin and the MOSI pin are directly connected between the master and the slave device.

Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.



/

LINSCITM SERIAL COMMUNICATION INTERFACE (SCI Mode) (cont'd)

10.7.5.3 Receiver

The SCI can receive data words of either 8 or 9 bits. When the M bit is set, word length is 9 bits and the MSB is stored in the R8 bit in the SCICR1 register.

Character reception

During a SCI reception, data shifts in least significant bit first through the RDI pin. In this mode, the SCIDR register consists or a buffer (RDR) between the internal bus and the received shift register (see Figure 1).

Procedure

- Select the M bit to define the word length.
- Select the desired baud rate using the SCIBRR and the SCIERPR registers.
- Set the RE bit, this enables the receiver which begins searching for a start bit.

When a character is received:

- The RDRF bit is set. It indicates that the content of the shift register is transferred to the RDR.
- An interrupt is generated if the RIE bit is set and the I[1:0] bits are cleared in the CCR register.
- The error flags can be set if a frame error, noise or an overrun error has been detected during reception.

Clearing the RDRF bit is performed by the following software sequence done by:

- 1. An access to the SCISR register
- 2. A read to the SCIDR register.

The RDRF bit must be cleared before the end of the reception of the next character to avoid an overrun error.

Idle Line

When an idle line is detected, there is the same procedure as a data received character plus an interrupt if the ILIE bit is set and the I[I1:0] bits are cleared in the CCR register.

Overrun Error

An overrun error occurs when a character is received when RDRF has not been reset. Data can not be transferred from the shift register to the TDR register as long as the RDRF bit is not cleared.

When an overrun error occurs:

- The OR bit is set.
- The RDR content will not be lost.
- The shift register will be overwritten.
- An interrupt is generated if the RIE bit is set and the I[I1:0] bits are cleared in the CCR register.

The OR bit is reset by an access to the SCISR register followed by a SCIDR register read operation.

Noise Error

Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

When noise is detected in a character:

- The NF bit is set at the rising edge of the RDRF bit.
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.
- The NF bit is reset by a SCISR register read operation followed by a SCIDR register read operation.

Framing Error

A framing error is detected when:

- The stop bit is not recognized on reception at the expected time, following either a desynchronization or excessive noise.
- A break is received.

When the framing error is detected:

- the FE bit is set by hardware
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The FE bit is reset by a SCISR register read operation followed by a SCIDR register read operation.

Break Character

 When a break character is received, the SCI handles it as a framing error. To differentiate a break character from a framing error, it is necessary to read the SCIDR. If the received value is 00h, it is a break character. Otherwise it is a framing error.

<u>ل</u>رک

LINSCI™ SERIAL COMMUNICATION INTERFACE (SCI Mode) (cont'd) CONTROL REGISTER 1 (SCICR1)

Read/Write

Reset Value: x000 0000 (x0h)

1							0
R8	Т8	SCID	М	WAKE	PCE ¹⁾	PS	PIE

¹⁾This bit has a different function in LIN mode, please refer to the LIN mode register description.

Bit 7 = **R8** Receive data bit 8

This bit is used to store the 9th bit of the received word when M = 1.

Bit 6 = T8 Transmit data bit 8

This bit is used to store the 9th bit of the transmitted word when M = 1.

Bit 5 = **SCID** *Disabled for low power consumption* When this bit is set the SCI prescalers and outputs are stopped and the end of the current byte transfer in order to reduce power consumption. This bit is set and cleared by software.

0: SCI enabled

1: SCI prescaler and outputs disabled

Bit $4 = \mathbf{M}$ Word length This bit determines the word length. It is set or cleared by software.

0: 1 Start bit, 8 Data bits, 1 Stop bit

1: 1 Start bit, 9 Data bits, 1 Stop bit

Note: The M bit must not be modified during a data transfer (both transmission and reception).

Bit 3 = WAKE Wake-Up method

This bit determines the SCI Wake-Up method, it is set or cleared by software.

0: Idle Line 1: Address Mark

Note: If the LINE bit is set, the WAKE bit is deactivated and replaced by the LHDM bit.

Bit 2 = **PCE** Parity control enable

This bit is set and cleared by software. It selects the hardware parity control (generation and detection for byte parity, detection only for LIN parity). 0: Parity control disabled 1: Parity control enabled

Bit 1 = **PS** Parity selection

This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity will be selected after the current byte.

0: Even parity 1: Odd parity

Bit 0 = **PIE** Parity interrupt enable

This bit enables the interrupt capability of the hardware parity control when a parity error is detected (PE bit set). The parity error involved can be a byte parity error (if bit PCE is set and bit LPE is reset) or a LIN parity error (if bit PCE is set and bit LPE is set).

0: Parity error interrupt disabled

1: Parity error interrupt enabled

131/225

<u>ل</u>رک

LINSCI™ SERIAL COMMUNICATION INTERFACE (LIN Mode) (cont'd)

10.7.9.7 LINSCI Clock Tolerance

LINSCI Clock Tolerance when unsynchronized

When LIN slaves are unsynchronized (meaning no characters have been transmitted for a relatively long time), the maximum tolerated deviation of the LINSCI clock is +/-15%.

If the deviation is within this range then the LIN Synch Break is detected properly when a new reception occurs.

This is made possible by the fact that masters send 13 low bits for the LIN Synch Break, which can be interpreted as 11 low bits (13 bits -15% = 11.05) by a "fast" slave and then considered as a LIN Synch Break. According to the LIN specification, a LIN Synch Break is valid when its duration is greater than $t_{\text{SBRKTS}} = 10$. This means that the LIN Synch Break must last at least 11 low bits.

Note: If the period desynchronization of the slave is +15% (slave too slow), the character "00h" which represents a sequence of 9 low bits must not be interpreted as a break character (9 bits + 15% = 10.35). Consequently, a valid LIN Synch break must last at least 11 low bits.

LINSCI Clock Tolerance when Synchronized

When synchronization has been performed, following reception of a LIN Synch Break, the LINS-CI, in LIN mode, has the same clock deviation tolerance as in SCI mode, which is explained below:

During reception, each bit is oversampled 16 times. The mean of the 8th, 9th and 10th samples is considered as the bit value.

Figure 86.Bit Sampling in Reception Mode

67/

Consequently, the clock frequency should not vary more than 6/16 (37.5%) within one bit.

The sampling clock is resynchronized at each start bit, so that when receiving 10 bits (one start bit, 1 data byte, 1 stop bit), the clock deviation should not exceed 3.75%.


10.7.9.8 Clock Deviation Causes

The causes which contribute to the total deviation are:

- D_{TRA}: Deviation due to transmitter error.
 Note: The transmitter can be either a master or a slave (in case of a slave listening to the response of another slave).
- D_{MEAS}: Error due to the LIN Synch measurement performed by the receiver.
- D_{QUANT}: Error due to the baud rate quantization of the receiver.
- D_{REC}: Deviation of the local oscillator of the receiver: This deviation can occur during the reception of one complete LIN message assuming that the deviation has been compensated at the beginning of the message.
- D_{TCL}: Deviation due to the transmission line (generally due to the transceivers)

All the deviations of the system should be added and compared to the LINSCI clock tolerance:

 $D_{TRA} + D_{MEAS} + D_{QUANT} + D_{REC} + D_{TCL} < 3.75\%$



LINSCITM SERIAL COMMUNICATION INTERFACE (LIN Master Only) (Cont'd)

EXTENDED RECEIVE PRESCALER DIVISION **REGISTER (SCIERPR)**

Read/Write

Reset Value: 0000 0000 (00h)

7							0
ERPR							
7	6	5	4	3	2	1	0

Bits 7:0 = ERPR[7:0] 8-bit Extended Receive Prescaler Register.

The extended Baud Rate Generator is activated when a value other than 00h is stored in this register. The clock frequency from the 16 divider (see Figure 90) is divided by the binary factor set in the SCIERPR register (in the range 1 to 255).

The extended baud rate generator is not active after a reset.

EXTENDED TRANSMIT PRESCALER DIVISION REGISTER (SCIETPR)

Read/Write

Reset Value:0000 0000 (00h)

7							0
ETPR							
7	6	5	4	3	2	1	0

Bits 7:0 = ETPR[7:0] 8-bit Extended Transmit Prescaler Register.

The extended Baud Rate Generator is activated when a value other than 00h is stored in this register. The clock frequency from the 16 divider (see Figure 90) is divided by the binary factor set in the SCIETPR register (in the range 1 to 255).

The extended baud rate generator is not active after a reset.

Table 27. Baud Rate Selection

			Co	nditions		Baud	Unit
Symbol	Parameter	f _{CPU}	Accuracy vs. Standard	Prescaler	Standard	Rate	
f _{Tx} f _{Rx}	Communication frequency	8 MHz	~0.16%	Conventional Mode TR (or RR) = 128, PR = 13 TR (or RR) = 32, PR = 13 TR (or RR) = 16, PR = 13 TR (or RR) = 8, PR = 13 TR (or RR) = 4, PR = 13 TR (or RR) = 16, PR = 3 TR (or RR) = 2, PR = 13 TR (or RR) = 1, PR = 13	300 1200 2400 4800 9600 10400 19200 38400	~1201.92 ~2403.84 ~4807.69 ~9615.38 ~10416.67 ~19230.77	Hz
<u> </u>	(et		~0.79%	Extended Mode ETPR (or ERPR) = 35, TR (or RR) = 1, PR = 1	14400	~14285.71	

INSTRUCTION SET OVERVIEW (Cont'd)

Mnemo	Description	Function/Example	Dst	Src]	11	н	10	Ν	Z	С
ADC	Add with Carry	A=A+M+C	А	М			Н		Ν	Ζ	С
ADD	Addition	A = A + M	А	М			Н		Ν	Ζ	С
AND	Logical And	A = A . M	А	М					Ν	Ζ	
BCP	Bit compare A, Memory	tst (A . M)	А	М					Ν	Ζ	
BRES	Bit Reset	bres Byte, #3	М								
BSET	Bit Set	bset Byte, #3	М								
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М							~	С
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М						/	S	С
CALL	Call subroutine								5		
CALLR	Call subroutine relative							Ŋ.			
CLR	Clear		reg, M			5	5		0	1	
СР	Arithmetic Compare	tst(Reg - M)	reg	М					Ν	Ζ	С
CPL	One Complement	A = FFH-A	reg, M	×0					Ν	Ζ	1
DEC	Decrement	dec Y	reg, M	6					Ν	Ζ	
HALT	Halt		50			1		0			
IRET	Interrupt routine return	Pop CC, A, X, PC	0-			11	Н	10	Ν	Ζ	С
INC	Increment	inc X	reg, M						Ν	Ζ	
JP	Absolute Jump	jp [TBL.w]									
JRA	Jump relative always	101									
JRT	Jump relative	6									
JRF	Never jump	jrf *									
JRIH	Jump if ext. INT pin = 1	(ext. INT pin high)									
JRIL	Jump if ext. INT pin = 0	(ext. INT pin low)									
JRH	Jump if H = 1	H = 1 ?									
JRNH	Jump if H = 0	H = 0 ?									
JRM	Jump if I1:0 = 11	l1:0 = 11 ?									
JRNM	Jump if I1:0 <> 11	11:0 <> 11 ?									
JRMI	Jump if N = 1 (minus)	N = 1 ?									
JRPL	Jump if N = 0 (plus)	N = 0 ?									
JREQ	Jump if Z = 1 (equal)	Z = 1 ?									
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?									
JRC	Jump if C = 1	C = 1 ?									
JRNC	Jump if C = 0	C = 0 ?									
JRULT	Jump if $C = 1$	Unsigned <									
JRUGE	Jump if $C = 0$	Jmp if unsigned >=									
JRUGT	Jump if $(C + Z = 0)$	Unsigned >									



12.2 ABSOLUTE MAXIMUM RATINGS

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these condi-

12.2.1 Voltage Characteristics

tions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Maximum value	Unit
V _{DD} - V _{SS}	Supply voltage	6.5	
V _{PP} - V _{SS}	Programming Voltage	13	V
V _{IN}	Input voltage on any pin ¹⁾²⁾	V_{SS} - 0.3 to V_{DD} + 0.3	
$ \Delta V_{DDx} $ and $ \Delta V_{SSx} $	Variations between different digital power pins	50	mV
IV _{SSA} - V _{SSx} I	Variations between digital and analog ground pins	50	niv
V _{ESD(HBM)}	Electro-static discharge voltage (Human Body Model)	see Section 12.8.3 on p	200 102
V _{ESD(MM)}	Electro-static discharge voltage (Machine Model)	see Section 12.8.3 on p	age 192

12.2.2 Current Characteristics

Symbol	Ratings	Maximum value	Unit	
I _{VDD}	Total current into V _{DD} power lines (source) ³⁾	150		
I _{VSS}	Total current out of V _{SS} ground lines (sink) ³⁾	150		
	Output current sunk by any standard I/O and control pin	25		
I _{IO}	Output current sunk by any high sink I/O pin	50		
	Output current source by any I/Os and control pin	- 25		
	Injected current on V _{PP} pin		mA	
	Injected current on RESET pin	± 5		
I _{INJ(PIN)} 2)4)	Injected current on OSC1 and OSC2 pins			
	Injected current on PB3 (on Flash devices)	+5		
	Injected current on any other pin ⁵⁾	± 5		
$\Sigma I_{\rm INJ(PIN)}^{(2)}$	Total injected current (sum of all I/O and control pins) ⁵⁾	± 25		

12.2.3 Thermal Characteristics

Γ	Symbol	Ratings	Value	Unit			
	T _{STG}	Storage temperature range	-65 to +150	°C			
	Тј	Maximum junction temperature (see Section 13.2 "THERMAL CHARACTERISTICS")					

Notes:

1. Directly connecting the RESET and I/O pins to V_{DD} or V_{SS} could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be done through a pull-up or pull-down resistor (typical: $4.7k\Omega$ for RESET, $10k\Omega$ for I/Os). Unused I/O pins must be tied in the same way to V_{DD} or V_{SS} according to their reset configuration. 2. $I_{INJ(PIN)}$ must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the $I_{INJ(PIN)}$ value. A positive injection is induced by $V_{IN} < V_{SS}$. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected.

3. All power (V_{DD}) and ground (V_{SS}) lines must always be connected to the external supply.

4. Negative injection disturbs the analog performance of the device. See note in "10-BIT ADC CHARACTERISTICS" on page 204.

5. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with $\Sigma I_{INJ(PIN)}$ maximum current injection on four I/O port pins of the device.

<u>ل</u>رک

CLOCK CHARACTERISTICS (Cont'd)


12.5.4 PLL Characteristics


Operating conditions: V_{DD} 3.8 to 5.5V @ T_A 0 to 70°C¹⁾ or V_{DD} 4.5 to 5.5V @ T_A -40 to 125°C

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	PLL Voltage Range	$T_A = 0$ to $+70^{\circ}C$	3.8		5.5	
V _{DD(PLL)}	T LL VOltage Hange	$T_{A} = -40 \text{ to } +125^{\circ}\text{C}$	4.5		5.5	
f _{OSC}	PLL input frequency range		2		4	MHz
∆ f _{CPU} /f _{CPU}	PLL jitter ¹⁾	$f_{OSC} = 4 \text{ MHz}, V_{DD} = 4.5 \text{ to } 5.5 \text{V}$		Note 2		%
	PLL Jitter"	f_{OSC} = 2 MHz, V_{DD} = 4.5 to 5.5V				70

Notes:

- 1. Data characterized but not tested.
- 2. Under characterization





The user must take the PLL jitter into account in the application (for example in serial communication or sampling of high frequency signals). The PLL jitter is a periodic effect, which is integrated over several CPU cycles. Therefore, the longer the period of the application signal, the less it is impacted by the PLL jitter.

Figure 101 shows the PLL jitter integrated on application signals in the range 125 kHz to 2 MHz. At frequencies of less than 125 kHz, the jitter is negligible.

Notes:

1. Measurement conditions: $f_{CPU} = 4$ MHz, $T_A = 25^{\circ}C$

<u>ل</u>رک

COMMUNICATION INTERFACE CHARACTERISTICS (Cont'd)




Figure 117. SPI Slave Timing Diagram with CPHA = 1¹⁾

Notes:

MISO INPUT

MOSI OUTPUT

1. Measurement points are done at CMOS levels: 0.3 x V_{DD} and 0.7 x $V_{\text{DD}}.$

ſ

MSB OUT

I.

t_{v(MO)}

See note 2

MSB IN

t_{h(MO)}

2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration.

BIT6 IN

BIT6 OUT



ХΧ

See note 2

LSB IN

LSB OUT

COMMUNICATIONS INTERFACE CHARACTERISTICS (Cont'd)

12.13 10-BIT ADC CHARACTERISTICS

Subject to general operating conditions for $V_{\text{DD}},\,f_{\text{CPU}},$ and T_{A} unless otherwise specified.

Symbol	Parameter	Conditions	Min ¹⁾	Тур	Max ¹⁾	Unit
f _{ADC}	ADC clock frequency		0.4		4	MHz
V _{AIN}	Conversion voltage range ²⁾		V _{SSA}		V _{DDA}	V
R _{AIN}	External input impedance				see Figure	kΩ
C _{AIN}	External capacitor on analog input				119 and	рF
f _{AIN}	Variation frequency of analog input signal				Figure 120	Hz
l _{lkg}	Negative input leakage current on ro- bust analog pins (refer to Table 2 on page 8)	$V_{IN} < V_{SS,} \mid I_{IN} \mid$ < 400µA on adjacent robust analog pin	Ó	6 0	6	μA
C _{ADC}	Internal sample and hold capacitor		X	6		pF
+	Conversion time	f _{ADC} = 4 MHz	0	3.5		μS
^t CONV				14		1/f _{ADC}
1	Analog part	Sunk on V _{DDA} ²⁾			3.6	mA
ADC	Digital part	Sunk on V _{DD}			0.2	IIIA

Notes:

1. Data based on characterization results, not tested in production.

2. When V_{DDA} and V_{SSA} pins are not available on the pinout, the ADC refers to V_{DD} and V_{SS} .



ADC CHARACTERISTICS (Cont'd)

12.13.0.1 Analog Power Supply and Reference Pins

Depending on the MCU pin count, the package may feature separate V_{DDA} and V_{SSA} analog power supply pins. These pins supply power to the A/D converter cell and function as the high and low reference voltages for the conversion. In smaller packages V_{DDA} and V_{SSA} pins are not available and the analog supply and reference pads are internally bonded to the V_{DD} and V_{SS} pins.

Separation of the digital and analog power pins allow board designers to improve A/D performance. Conversion accuracy can be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines (see Section 12.13.0.2 "General PCB Design Guidelines").

12.13.0.2 General PCB Design Guidelines

To obtain best results, some general design and layout rules should be followed when designing the application PCB to shield the noise-sensitive, analog physical interface from noise-generating CMOS logic signals.

 Use separate digital and analog planes. The analog ground plane should be connected to the digital ground plane via a single point on the PCB. - Filter power to the analog power planes. It is recommended to connect capacitors, with good high frequency characteristics, between the power and ground lines, placing 0.1µF and optionally, if needed 10pF capacitors as close as possible to the ST7 power supply pins and a 1 to 10µF capacitor close to the power source (see Figure 122).

 The analog and digital power supplies should be connected in a star network. Do not use a resistor, as V_{DDA} is used as a reference voltage by the A/D converter and any resistance would cause a voltage drop and a loss of accuracy.

Properly place components and route the signal traces on the PCB to shield the analog inputs. Analog signals paths should run over the analog ground plane and be as short as possible. Isolate analog signals from digital signals that may switch while the analog inputs are being sampled by the A/D converter. Do not toggle digital outputs on the same I/O port as the A/D input being converted.

12.13.0.3 Software Filtering of Spurious Conversion Results

For EMC performance reasons, it is recommended to filter A/D conversion outliers using software filtering techniques.

/رکا




Figure 122. Power Supply Filtering

15 DEVELOPMENT TOOLS

Development tools for the ST7 microcontrollers include a complete range of hardware systems and software tools from STMicroelectronics and thirdparty tool suppliers. The range of tools includes solutions to help you evaluate microcontroller peripherals, develop and debug your application, and program your microcontrollers.

15.0.1 Evaluation Tools and Starter Kits

ST offers complete, affordable **starter kits** and full-featured **evaluation boards** that allow you to evaluate microcontroller features and quickly start developing ST7 applications. Starter kits are complete, affordable hardware/software tool packages that include features and samples to help you quickly start developing your application. ST evaluation boards are open-design, embedded systems, which are developed and documented to serve as references for your application design. They include sample application software to help you demonstrate, learn about and implement your ST7's features.

15.0.2 Development and Debugging Tools

Application development for ST7 is supported by fully optimizing **C Compilers** and the **ST7 Assembler-Linker** toolchain, which are all seamlessly integrated in the ST7 integrated development environments in order to facilitate the debugging and fine-tuning of your application. The Cosmic C Compiler is available in a free version that outputs up to 16K of code. The range of hardware tools includes cost effective **ST7-DVP3 series emulators**. These tools are supported by the **ST7 Toolset** from STMicroelectronics, which includes the STVD7 integrated development environment (IDE) with high-level language debugger, editor, project manager and integrated programming interface.

15.0.3 Programming Tools

During the development cycle, the **ST7-DVP3** and **ST7-EMU3 series emulators** and the **RLink** provide in-circuit programming capability for programming the Flash microcontroller on your application board.

ST also provides dedicated a low-cost dedicated in-circuit programmer, the **ST7-STICK**, as well as **ST7 Socket Boards** which provide all the sockets required for programming any of the devices in a specific ST7 sub-family on a platform that can be used with any tool with in-circuit programming capability for ST7.

For production programming of ST7 devices, ST's third-party tool partners also provide a complete range of gang and automated programming solutions, which are ready to integrate into your production environment.

For additional ordering codes for spare parts, accessories and tools available for the ST7 (including from third party manufacturers), refer to the online product selector at www.st.com.

15.0.4 Order Codes for ST72361 Development Tools

Table 37. Development Tool Order Codes for the ST72361 Family

-010	In-circuit Debugger		Program	ning Tool
MCU	Starter Kit with Demo Board	Emulator	In-circuit Programmer	ST7 Socket Board ⁶⁾
ST72361	ST72F36X-SK/RAIS ¹⁾	ST7MDT25-DVP3 ²⁾	ST7-STICK ³⁾⁴⁾ STX-RLINK ⁵⁾	ST7SB25 ³⁾

Notes:

1. In-circuit programming only. In-circuit debugging is not yet supported for HDFlash devices without debug module such as the ST72F36x.

2. Requires optional connection kit. See "How to order and EMU or DVP" for connection kit ordering information in ST product and tool selection guide

3. Add suffix /EU, /UK or /US for the power supply for your region

4. Parellel port connection to PC

5. USB connection to PC

6. Socket boards complement any tool with ICC capabilities (ST7-STICK, InDART, RLINK, DVP3, EMU3, etc.)



IMPORTANT NOTES (Cont'd)

Figure 131.LINSCI Interrupt Routine

```
@interrupt void LINSCI_IT ( void ) /* LINSCI interrupt routine */
{
     /* clear flags */
     SCISR buffer = SCISR;
     SCIDR_buffer = SCIDR;
     if ( SCISR_buffer & LHE ) /* header error ? */
     {
           if (!LHLR) /* header time-out? */
           {
                 if ( !(SCICR2 & RWU) )/* active mode ? */
                         _asm("sim");/* disable interrupts */
                        SCISR:
                        SCIDR; /* Clear RDRF flag */
                        SCICR2 |= RWU; /* set mute mode */
                        SCISR;
                        SCIDR; /* Clear RDRF flag */
                        SCICR2 |= RWU; /* set mute mode */
                        _asm("rim");/* enable interrupts */
                 }
           }
     }
}
                                                    Example using Cosmic compiler syntax
```

16.1.6 TIMD set simultaneously with OC interrupt

If the 16-bit timer is disabled at the same time the output compare event occurs then the output compare flag gets locked and cannot be cleared before the timer is enabled again.

Impact on the application: If output compare interrupt is enabled, then the output compare flag cannot be cleared in the timer interrupt routine. Consequently the interrupt service routine is called repeatedly and the application get stuck which causes the watchdog reset if enabled by the application.

Workaround: Disable the timer interrupt before disabling the timer. Again while enabling, first enable the timer, then the timer interrupts.

Perform the following to disable the timer:

- TACR1 or TBCR1 = 0x00h; // Disable the compare interrupt
- TACSR | or TBCSR | = 0x40; // Disable the timer
- Perform the following to enable the timer again:
- TACSR & or TBCSR &= ~0x40; // Enable the timer
- TACR1 or TBCR1 = 0x40; // Enable the compare interrupt

16.2 FLASH/FASTROM DEVICES ONLY

16.2.1 LINSCI Wrong Break Duration SCI mode

A single break character is sent by setting and resetting the SBK bit in the SCICR2 register. In some cases, the break character may have a longer duration than expected:

- 20 bits instead of 10 bits if M = 0
- 22 bits instead of 11 bits if M = 1

In the same way, as long as the SBK bit is set, break characters are sent to the TDO pin. This may lead to generate one break more than expected.

Occurrence

The occurrence of the problem is random and proportional to the baud rate. With a transmit frequency of 19200 baud ($f_{CPU} = 8 \text{ MHz}$ and SCIBRR = 0xC9), the wrong break duration occurrence is around 1%.

Workaround

If this wrong duration is not compliant with the communication protocol in the application, software can request that an Idle line be generated before the break character. In this case, the break

57