

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	LINbusSCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f361ar9t3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## PIN DESCRIPTION (Cont'd)

For external pin connection guidelines, refer to "ELECTRICAL CHARACTERISTICS" on page 178.

# Legend / Abbreviations for Table 2:

Type: I = input, O = output, S = supply

In/Output level:  $C_T$ = CMOS 0.3V<sub>DD</sub>/0.7V<sub>DD</sub> with Schmitt trigger

T<sub>T</sub>= TTL 0.8V / 2V with Schmitt trigger

Output level: HS = 20mA high sink (on N-buffer only)

Port and control configuration:

- Input: float = floating, wpu = weak pull-up, int = interrupt<sup>1)</sup>, ana = analog, RB = robust
- Output: OD = open drain, PP = push-pull

Refer to "I/O PORTS" on page 45 for more details on the software configuration of the I/O ports.

The RESET configuration of each pin is shown in bold which is valid as long as the device is in reset state.

## Table 2. Device Pin Description

	Pin n	0			Le	evel			Р	ort			Main	0	
P64	P44	P32	Pin Name	Type	ut	out		Inp	out		Out	tput	function (after	Alternate	function
LQFP64	LQFP44	LQFP32		-	Input	Output	float	ndm	int	ana	ao	99	reset)		
1	1	1	OSC1 <sup>3)</sup>	I				~	0	5				clock input or l verter input	Resonator os-
2	2	2	OSC2 <sup>3)</sup>	I/O									Resonate	or oscillator inv	erter output
3	-	-	PA0 / ARTIC1	I/O	$C_T$	1	X	е	i0		Х	Х	Port A0	ART Input Ca	apture 1
4	3	3	PA1 / PWM0	I/O	$C_T$	5	Х		ei0		Х	Х	Port A1	ART PWM O	utput 0
5	4	4	PA2 (HS) / PWM1	I/O	$C_T$	HS	Х	е	i0		Х	Х	Port A2	ART PWM O	utput 1
6	5	-	PA3 / PWM2	I/O	$C_T$		Х		ei0		Х	Х	Port A3	ART PWM O	utput 2
7	6	-	PA4 / PWM3	I/O	$C_T$		Х	е	i0		Х	Х	Port A4	ART PWM O	utput 3
8	-	-	V <sub>SS_3</sub>	S									Digital G	ound Voltage	
9	-	-	V <sub>DD_3</sub>	S									Digital Ma	ain Supply Vol	tage
10	7	5	PA5 (HS) / ARTCLK	I/O	$C_T$	HS	Х		ei0		Х	Х	Port A5	ART Externa	l Clock
11	8	)-{	PA6 (HS) / ARTIC2	I/O	$C_T$	HS	Х	е	i0		Х	Х	Port A6	ART Input Ca	apture 2
12		)•	PA7 / T8_OCMP2	I/O	$C_T$		Х		ei0		Х	Х	Port A7	TIM8 Output	Compare 2
13	0	-	PB0 /T8_ICAP2	I/O	$C_T$		X	е	i1		Х	Х	Port B0	TIM8 Input Capture 2	
14	9	6	PB1 /T8_OCMP1	I/O	$C_T$		Х		ei1		Х	Х	Port B1	TIM8 Output Compare 1	
15	10	7	PB2 / T8_ICAP1	I/O	$C_T$		Х	е	i1		Х	Х	Port B2	TIM8 Input Capture 1	
16	11	8	PB3 / MCO	I/O	$C_T$		X		ei1		Х	Х	Port B3	Main clock out (f <sub>OSC2</sub> )	
17	-	-	PE0 / AIN12	I/O	TT		Х	Х		RB	Х	Х	Port E0	ADC Analog Input 12	
18	-	-	PE1 / AIN13	I/O	T <sub>T</sub>		Х	Х		RB	Х	Х	Port E1	ADC Analog Input 13	
19	12	9	PB4 / AIN0 / ICCCLK	I/O	CT		Х	e	i1	RB	х	х	Port B4	ICC Clock ADC Analog input Input 0	
20	-	-	PE2 / AIN14	I/O	$T_T$		Х	Х		RB	Х	Х	Port E2	ADC Analog	Input 14
21	-	-	PE3 / AIN15	I/O	$T_T$		Х	Х		RB	Х	Х	Port E3	ADC Analog	Input 15
22	13	10	PB5 / AIN1 / ICCDATA	I/O	C <sub>T</sub>		х		ei1	RB	Х	х	Port B5	ICC Data in- put	ADC Analog Input 1

# 4 FLASH PROGRAM MEMORY

## **4.1 INTRODUCTION**

The ST7 dual voltage High Density Flash

(HDFlash) is a non-volatile memory that can be electrically erased as a single block or by individual sectors and programmed on a Byte-by-Byte basis using an external V<sub>PP</sub> supply.

The HDFlash devices can be programmed and erased off-board (plugged in a programming tool) or on-board using ICP (In-Circuit Programming) or IAP (In-Application Programming).

The array matrix organisation allows each sector to be erased and reprogrammed without affecting other sectors.

#### **4.2 MAIN FEATURES**

- 3 Flash programming modes:
  - Insertion in a programming tool. In this mode, all sectors including option bytes can be programmed or erased.
  - ICP (In-Circuit Programming). In this mode, all sectors including option bytes can be programmed or erased without removing the device from the application board.
  - IAP (In-Application Programming) In this mode, all sectors except Sector 0, can be programmed or erased without removing the device from the application board and while the application is running.
- ICT (In-Circuit Testing) for downloading and executing user application test patterns in RAM
- Read-out protection
- Register Access Security System (RASS) to prevent accidental programming or erasing

# 4.3 STRUCTURE

The Flash memory is organised in sectors and can be used for both code and data storage.

Depending on the overall Flash memory size in the microcontroller device, there are up to three user sectors (see Table 3). Each of these sectors can be erased independently to avoid unnecessary erasing of the whole Flash memory when only a partial erasing is required.

The first two sectors have a fixed size of 4 Kbytes (see Figure 6). They are mapped in the upper part of the ST7 addressing space so the reset and interrupt vectors are located in Sector 0 (F000h-FFFFh).

Table 4	. Sectors	available	in	Flash	devices
					)

Flash Size (bytes)	Available Sectors		
4K	Sector 0		
8K	Sectors 0,1		
> 8K	Sectors 0,1, 2		

## 4.3.1 Read-out Protection

Read-out protection, when selected, provides a protection against Program Memory content extraction and against write access to Flash memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.

In Flash devices, this protection is removed by reprogramming the option. In this case, the entire program memory is first automatically erased and the device can be reprogrammed.

Read-out protection selection depends on the device type:

- In Flash devices it is enabled and removed through the FMP\_R bit in the option byte.
- In ROM devices it is enabled by mask option specified in the Option List.




Figure 6. Memory Map and Sector Address

## POWER SAVING MODES (Cont'd)

#### 8.6.1 Register Description

# AWUFH CONTROL/STATUS REGISTER (AWUCSR)

Read/Write (except bit 2 read only) Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	AWU F	AWU M	AWU EN

Bits 7:3 = Reserved.

#### Bit 2 = AWUF Auto Wake-Up Flag

This bit is set by hardware when the AWU module generates an interrupt and cleared by software on reading AWUCSR.

0: No AWU interrupt occurred

1: AWU interrupt occurred

Bit 1 = **AWUM** Auto Wake-Up Measurement This bit enables the AWU RC oscillator and connects its output to the ICAP1 input of the 16-bit timer. This allows the timer to be used to measure the AWU RC oscillator dispersion and then compensate this dispersion by providing the right value in the AWUPR register.

0: Measurement disabled

1: Measurement enabled

Bit 0 = **AWUEN** Auto Wake-Up From Halt Enabled This bit enables the Auto Wake-Up From Halt feature: once HALT mode is entered, the AWUFH wakes up the microcontroller after a time delay defined by the AWU prescaler value. It is set and cleared by software.

Table 11. AWU Register Map and Reset Values

1: AWUFH (Auto Wake-Up From Halt) mode enabled

#### AWUFH PRESCALER REGISTER (AWUPR) Read/Write

Reset Value: 1111 1111 (FFh)

7							0
							AWU
PR7	PR6	PR5	PR4	PR3	PR2	PR1	PR0

Bits 7:0 = **AWUPR[7:0]** Auto Wake-Up Prescaler These 8 bits define the AWUPR Dividing factor (as explained below:

AWUPR[7:0]	Dividing factor
00h	Forbidden (See note)
01h	1
FEh	254
FFh	255

In AWU mode, the period that the MCU stays in Halt Mode (t<sub>AWU</sub> in Figure 30) is defined by

<sup>t</sup>AWU = 
$$64 \times AWUPR \times \frac{1}{f_{AWURC}} + t_{RCSTRT}$$

This prescaler register can be programmed to modify the time that the MCU stays in Halt mode before waking up automatically.

**Note:** If 00h is written to AWUPR, depending on the product, an interrupt is generated immediately after a HALT instruction or the AWUPR remains unchanged.

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
002Bh	AWUCSR Reset Value	0	0	0	0	0	AWUF 0	AWUM 0	AWUEN 0
002Ch	AWUPR Reset Value	AWUPR7 1	AWUPR6 1	AWUPR5 1	AWUPR4 1	AWUPR3 1	AWUPR2 1	AWUPR1 1	AWUPR0 1

#### I/O PORTS (Cont'd)

**CAUTION**: The alternate function must not be activated as long as the pin is configured as input with interrupt, in order to avoid generating spurious interrupts.

#### Analog alternate function

When the pin is used as an ADC input, the I/O must be configured as floating input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail which is connected to the ADC input.

It is recommended not to change the voltage level or loading on any port pin while conversion is in progress. Furthermore it is recommended not to have clocking pins located close to a selected analog pin.


**WARNING**: The analog input voltage level must be within the limits stated in the absolute maximum ratings.

## 9.3 I/O PORT IMPLEMENTATION

The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific feature of the I/O port such as ADC Input or true open drain.

Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in Figure 33 on page 49. Other transitions are potentially risky and should be avoided, since they are likely to present unwanted side-effects such as spurious interrupt generation.

## Figure 33. Interrupt I/O Port State Transitions



## 9.4 LOW POWER MODES

Mode	Description
WAIT	No effect on I/O ports. External interrupts cause the device to exit from WAIT mode.
HALT	No effect on I/O ports. External interrupts cause the device to exit from HALT mode.

# 9.5 INTERRUPTS

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and the interrupt mask in the CC register is not active (RIM instruction).

Interrupt Event	Event Flag	Enable Control Bit		Exit from Halt
External interrupt on selected external event	-	DDRx ORx	Y	es



## I/O PORTS (Cont'd)

## Table 15. I/O Port Register Map and Reset Values

0002h       PAOR       Image: constraint of the second sec	of all IO port registers         0 <th>of all IO p</th> <th>t Value</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>	of all IO p	t Value								
0001h       PADDR       MSB       LSB         0002h       PAOR	0001h       PADDR       MSB       LSB         0002h       PAOR	00006		0	0	0	0	0	0	0	0
0002h       PAOR       Image: constraint of the second sec	0002h       PAOR       Image: constraint of the second sec	00000	PADR								
0003h       PBDR       MSB       LSB         0004h       PBDR       MSB       LSB         0005h       PBOR       MSB       LSB         0006h       PCDR       MSB       LSB         0007h       PCDR       MSB       LSB         0008h       PCOR       LSB       LSB         0009h       PDDR       MSB       LSB         0000Ah       PEDR       MSB       LSB         0000Ah       PEDR       MSB       LSB         0000Ah       PEDR       MSB       LSB         0000Ah       PEDR       MSB       LSB         000Ah       PEDR       MSB       LSB         000Ah       PEDR       MSB       LSB	0003h       PBDR       MSB       LSB         0004h       PBDR       MSB       LSB         0005h       PBOR       MSB       LSB         0006h       PCDR       MSB       LSB         0007h       PCDR       MSB       LSB         0008h       PCOR       LSB       LSB         0009h       PDDR       MSB       LSB         0000Ah       PEDR       MSB       LSB         0000Ah       PEDR       MSB       LSB         0000Ah       PEDR       MSB       LSB         0000Ah       PEDR       MSB       LSB         000Ah       PEDR       MSB       LSB         000Ah       PEDR       MSB       LSB	0001h	PADDR	MSB							LSB
0004h       PBDDR       MSB       Image: Sector of the s	0004h       PBDDR       MSB       Image: Constraint of the second seco	0002h	PAOR								
0005h       PBOR       Image: constraint of the second sec	0005h       PBOR       Image: constraint of the second sec	0003h	PBDR								1
0006h       PCDR       MSB       LSB         0007h       PCDDR       MSB       LSB         0008h       PCOR       MSB       LSB         0009h       PDDR       MSB       LSB         0000h       PDDR       MSB       LSB         0000h       PDDR       MSB       LSB         0000h       PDOR       MSB       LSB         0000h       PEDR       MSB       LSB         0000h       PEDR       MSB       LSB         0000h       PEDR       MSB       LSB         0000h       PEDR       MSB       LSB         000Fh       PEDR       MSB       LSB         000Fh       PEDR       MSB       LSB	0006h       PCDR       MSB       LSB         0007h       PCDDR       MSB       LSB         0008h       PCOR       MSB       LSB         0009h       PDDR       MSB       LSB         0000h       PDDR       MSB       LSB         0000h       PDDR       MSB       LSB         0000h       PDOR       MSB       LSB         0000h       PEDR       MSB       LSB         0000h       PEDR       MSB       LSB         0000h       PEDR       MSB       LSB         0000h       PEDR       MSB       LSB         000Fh       PEOR       ISB       ISB	0004h	PBDDR	MSB						1	LSB
0007h     PCDDR     MSB     LSB       0008h     PCOR     Image: state st	0007h     PCDDR     MSB     LSB       0008h     PCOR	0005h	PBOR							X	5
0008h       PCOR       Image: Constraint of the second sec	0008h       PCOR       Image: Constraint of the second sec	0006h	PCDR								
0009h     PDDR       000Ah     PDDR       000Bh     PDOR       000Ch     PEDR       000Dh     PEDDR       000Eh     PEOR       000Fh     PFDR       0010h     PEDDR       0010h     PEDDR	0009h     PDDR       000Ah     PDDR       000Bh     PDOR       000Ch     PEDR       000Dh     PEDDR       000Eh     PEOR       000Fh     PFDR       0010h     PEDDR       0010h     PEDDR	0007h	PCDDR	MSB							LSB
000Ah     PDDDR     MSB     LSB       000Bh     PDOR	000Ah     PDDDR     MSB     LSB       000Bh     PDOR	0008h	PCOR						.0		
000Bh         PDOR         Image: Constraint of the second	000Bh         PDOR         Image: Constraint of the second	0009h	PDDR								
000Ch         PEDR         MSB         LSB           000Dh         PEDDR         MSB         LSB           000Eh         PEOR         Image: Constraint of the second seco	000Ch         PEDR         MSB         LSB           000Dh         PEDDR         MSB         LSB           000Eh         PEOR         Image: Constraint of the second seco	000Ah	PDDDR	MSB							LSB
000Dh     PEDDR     MSB     LSB       000Eh     PEOR     000Fh     PFDR     0010h       0010h     PEDDR     MSB     15B	000Dh     PEDDR     MSB     LSB       000Eh     PEOR	000Bh	PDOR					×0			
000Eh         PEOR         Sec         Sec           000Fh         PFDR         ISB         ISB	000Eh         PEOR         Sec         Sec           000Fh         PFDR         ISB         ISB	000Ch	PEDR					0			
000Fh PFDR MSB LSB	000Fh PFDR MSB LSB	000Dh	PEDDR	MSB			$\sim$				LSB
		000Eh	PEOR				5				
0010h     PFDDR     MSB     LSB       0011h     PFOR     Image: Constraint of the second seco	O010h     PFDDR     MSB     LSB       0011h     PFOR     Image: Constraint of the second seco	000Fh	PFDR				Ŷ				
0011h PFOR	0011h PFOR	0010h	PFDDR	MSB							LSB
AUCI(SI	Lete Product(S)	0011h	PFOR								
01001	eteri			odu	ctl	1					
SOLO		<b>,</b>									

57

## **ON-CHIP PERIPHERALS** (Cont'd)

## **10.3 PWM AUTO-RELOAD TIMER (ART)**

## 10.3.1 Introduction


The Pulse Width Modulated Auto-Reload Timer on-chip peripheral consists of an 8-bit auto reload counter with compare/capture capabilities and of a 7-bit prescaler clock source.

These resources allow five possible operating modes:

- Generation of up to four independent PWM signals
- Output compare and Time base interrupt
- Up to two input capture functions
- External event detector
- Up to two external interrupt sources

The three first modes can be used together with a single counter frequency.

The timer can be used to wake up the MCU from WAIT and HALT modes.





## PWM AUTO-RELOAD TIMER (Cont'd)

#### **10.3.2 Functional Description**

#### Counter

The free running 8-bit counter is fed by the output of the prescaler, and is incremented on every rising edge of the clock signal.

It is possible to read or write the contents of the counter on the fly by reading or writing the Counter Access register (ARTCAR).

When a counter overflow occurs, the counter is automatically reloaded with the contents of the ARTARR register (the prescaler is not affected).

## Counter clock and prescaler

The counter clock frequency is given by:

 $f_{COUNTER} = f_{INPUT} / 2^{CC[2:0]}$ 

The timer counter's input clock ( $f_{INPUT}$ ) feeds the 7-bit programmable prescaler, which selects one of the eight available taps of the prescaler, as defined by CC[2:0] bits in the Control/Status Register (ARTCSR). Thus the division factor of the prescaler can be set to 2<sup>n</sup> (where n = 0, 1,..7).

This  $f_{INPUT}$  frequency source is selected through the EXCL bit of the ARTCSR register and can be either the  $f_{CPU}$  or an external input frequency  $f_{FXT}$ .

The clock input to the counter is enabled by the TCE (Timer Counter Enable) bit in the ARTCSR register. When TCE is reset, the counter is stopped and the prescaler and counter contents are frozen. When TCE is set, the counter runs at the rate of the selected clock source.

## **Counter and Prescaler Initialization**

After RESET, the counter and the prescaler are cleared and  $f_{INPUT} = f_{CPU}$ .

The counter can be initialized by:

- Writing to the ARTARR register and then setting the FCRL (Force Counter Re-Load) and the TCE (Timer Counter Enable) bits in the ARTCSR register.
- Writing to the ARTCAR counter access register,


In both cases the 7-bit prescaler is also cleared, whereupon counting will start from a known value.

Direct access to the prescaler is not possible.

#### Output compare control

The timer compare function is based on four different comparisons with the counter (one for each PWMx output). Each comparison is made between the counter value and an output compare register (OCRx) value. This OCRx register can not be accessed directly, it is loaded from the duty cycle register (PWMDCRx) at each overflow of the counter.

This double buffering method avoids glitch generation when changing the duty cycle on the fly.



#### PWM AUTO-RELOAD TIMER (Cont'd)

#### Independent PWM signal generation

This mode allows up to four Pulse Width Modulated signals to be generated on the PWMx output pins with minimum core processing overhead. This function is stopped during HALT mode.

Each PWMx output signal can be selected independently using the corresponding OEx bit in the PWM Control register (PWMCR). When this bit is set, the corresponding I/O pin is configured as output push-pull alternate function.

The PWM signals all have the same frequency which is controlled by the counter period and the ARTARR register value.

# $f_{PWM} = f_{COUNTER} / (256 - ARTARR)$

When a counter overflow occurs, the PWMx pin level is changed depending on the corresponding OPx (output polarity) bit in the PWMCR register.

#### Figure 42. PWM Auto-reload Timer Function


When the counter reaches the value contained in one of the output compare register (OCRx) the corresponding PWMx pin level is restored.

It should be noted that the reload values will also affect the value and the resolution of the duty cycle of the PWM output signal. To obtain a signal on a PWMx pin, the contents of the OCRx register must be greater than the contents of the ARTARR register.


The maximum available resolution for the PWMx duty cycle is:

Resolution = 1 / (256 - ARTARR)

**Note**: To get the maximum resolution (1/256), the ARTARR register must be 0. With this maximum resolution, 0% and 100% can be obtained by changing the polarity.



## Figure 43. PWM Signal from 0% to 100% Duty Cycle



57

## Table 19. 16-Bit Timer Register Map

Address (Hex.)	Register Name	7	6	5	4	3	2	1	0
51	CR2	OC1E	OC2E	OPM	PWM	CC1	CC0	IEDG2	EXEDG
52	CR1	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1
53	CSR	ICF1	OCF1	TOF	ICF2	OCF2	TIMD		
54	IC1HR	MSB							LSB
55	IC1LR	MSB						1	LSB
56	OC1HR	MSB						A	LSB
57	OC1LR	MSB						,100	LSB
58	CHR	MSB							LSB
59	CLR	MSB							LSB
5A	ACHR	MSB							LSB
5B	ACLR	MSB							LSB
5C	IC2HR	MSB				)			LSB
5D	IC2LR	MSB			5				LSB
5E	OC2HR	MSB		$\bigcirc$	Y				LSB
5F	OC2LR	MSB	/						LSB
5F	stepr	odu	ctls						

57

## 10.5 8-BIT TIMER (TIM8)

#### 10.5.1 Introduction

The timer consists of a 8-bit free-running counter driven by a programmable prescaler.

It may be used for a variety of purposes, including pulse length measurement of up to two input signals (*input capture*) or generation of up to two output waveforms (*output compare* and *PWM*).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the clock prescaler.

#### 10.5.2 Main Features

- Programmable prescaler: f<sub>CPU</sub> divided by 2, 4, 8 or f<sub>OSC2</sub> divided by 8000.
- Overflow status flag and maskable interrupt
- Output compare functions with
  - 2 dedicated 8-bit registers
  - 2 dedicated programmable signals
  - 2 dedicated status flags
  - 1 dedicated maskable interrupt
- Input capture functions with
  - 2 dedicated 8-bit registers
  - 2 dedicated active edge selection signals
  - 2 dedicated status flags
  - 1 dedicated maskable interrupt
- Pulse width modulation mode (PWM)
- One pulse mode
- Reduced Power Mode
- 4 alternate functions on I/O ports (ICAP1, ICAP2, OCMP1, OCMP2)\*

The Block Diagram is shown in Figure 59.

\*Note: Some timer pins may not be available (not bonded) in some ST7 devices. Refer to the device pin out description.

When reading an input signal on a non-bonded pin, the value will always be '1'.

#### 10.5.3 Functional Description

One Pulse mode and PWM mode.

#### 10.5.3.1 Counter

The main block of the Programmable Timer is a 8bit free running upcounter and its associated 8-bit registers.

These two read-only 8-bit registers contain the same value but with the difference that reading the ACTR register does not clear the TOF bit (Timer overflow flag), located in the Status register, (SR).

Writing in the CTR register or ACTR register resets the free running counter to the FCh value. Both counters have a reset value of FCh (this is the only value which is reloaded in the 8-bit timer). The reset value of both counters is also FCh in

The timer clock depends on the clock control bits of the CR2 register, as shown in Table 19 Clock Control Bits. The value in the counter register repeats every 512, 1024, 2048 or 20480000  $f_{CPU}$  clock cycles depending on the CC[1:0] bits. The timer frequency can be  $f_{CPU}/2$ ,  $f_{CPU}/4$ ,  $f_{CPU}/8$  or  $f_{OSC2}$  /8000.

For example, if  $f_{OSC2}$ /8000 is selected, and  $f_{OSC2} = 8$  MHz, the timer frequency will be 1 ms. Refer to Table 19 on page 105.



Whatever the timer mode used (input capture, output compare, one pulse mode or PWM mode) an overflow occurs when the counter rolls over from FFh to 00h then:

- The TOF bit of the SR register is set.
- A timer interrupt is generated if:
  - TOIE bit of the CR1 register is set and
  - I bit of the CC register is cleared.

If one of these conditions is false, the interrupt revyan .akendi .akendi obsolete Productish obsolete Productish mains pending to be issued as soon as they are


Notes: The TOF bit is not cleared by accesses to ACTR register. The advantage of accessing the ACTR register rather than the CTR register is that it allows simultaneous use of the overflow function and reading the free running counter at random times (for example, to measure elapsed time) without the risk of clearing the TOF bit erroneously.

The timer is not affected by WAIT mode.


In HALT mode, the counter stops counting until the mode is exited. Counting then resumes from the previous count (MCU awakened by an interrupt) or from the reset count (MCU awakened by a Reset).



## Figure 68. One Pulse Mode Timing Example







## 10.5.4 Low Power Modes

Mode	Description
WAIT	No effect on 8-bit Timer. Timer interrupts cause the device to exit from WAIT mode.
	8-bit Timer registers are frozen.
HALT	In HALT mode, the counter stops counting until Halt mode is exited. Counting resumes from the previous count when the MCU is woken up by an interrupt with "exit from HALT mode" capability or from the counter reset value when the MCU is woken up by a RESET.
	If an input capture event occurs on the ICAP <i>i</i> pin, the input capture detection circuitry is armed. Consequently, when the MCU is woken up by an interrupt with "exit from HALT mode" capability, the ICF <i>i</i> bit is set, and the counter value present when exiting from HALT mode is captured into the IC <i>i</i> R register.

## 10.5.5 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt	
Input Capture 1 event/Counter reset in PWM mode		ICF1	ICIE		
Input Capture 2 event		ICF2			
Output Compare 1 event (not available in PWM mode)		OCF1	OCIE	Yes	No
Output Compare 2 event (not available in PWM mode)		OCF2	OUIE		
Timer Overflow event	SO	TOF	TOIE		

**Note:** The 8-bit Timer interrupt events are connected to the same interrupt vector (see Interrupts chapter). These events generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

## 10.5.6 Summary of Timer modes

MODES	AVAILABLE RESOURCES						
MODES	Input Capture 1	Input Capture 2	Output Compare 1	Output Compare 2			
Input Capture (1 and/or 2)	Yes	Yes	Yes	Yes			
Output Compare (1 and/or 2)	165	165	165	165			
One Pulse Mode	No	Not Recommended <sup>1)</sup>	No	Partially <sup>2)</sup>			
PWM Mode	NU	Not Recommended <sup>3)</sup>	NO	No			

1) See note 4 in "One Pulse Mode" on page 100

2) See note 5 in "One Pulse Mode" on page 100

3) See note 4 in "Pulse Width Modulation Mode" on page 102

## 8-BIT TIMER (Cont'd) 10.5.8 8-bit Timer Register Map

Address (Hex.)	Register Name	7	6	5	4	3	2	1	0
3C	CR2	OC1E	OC2E	OPM	PWM	CC1	CC0	IEDG2	0
3D	CR1	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1
3E	CSR	ICF1	OCF1	TOF	ICF2	OCF2	TIMD		
3F	IC1R	MSB							LSB
40	OC1R	MSB							LSB
41	CTR	MSB							LSB
42	ACTR	MSB						$C^{\vee}$	LSB
43	IC2R	MSB						N.	LSB
44	OC2R	MSB					20		LSB
					0501	0,			
	OC2R	odiu	ctlS	.0	0501				

## **ON-CHIP PERIPHERALS** (cont'd)

## **10.6 SERIAL PERIPHERAL INTERFACE (SPI)**

#### 10.6.1 Introduction

The Serial Peripheral Interface (SPI) allows fullduplex, synchronous, serial communication with external devices. An SPI system may consist of a master and one or more slaves or a system in which devices may be either masters or slaves.

#### 10.6.2 Main Features

- Full duplex synchronous transfers (on three lines)
- Simplex synchronous transfers (on two lines)
- Master or slave operation
- 6 master mode frequencies (f<sub>CPU</sub>/4 max.)
- f<sub>CPU</sub>/2 max. slave mode frequency (see note)
- SS Management by software or hardware
- Programmable clock polarity and phase
- End of transfer interrupt flag
- Write collision, Master Mode Fault and Overrun flags

Note: In slave mode, continuous transmission is not possible at maximum frequency due to the software overhead for clearing status flags and to initiate the next transmission sequence.

#### **10.6.3 General Description**

Figure 70 on page 110 shows the serial peripheral interface (SPI) block diagram. There are three registers:

- SPI Control Register (SPICR)
- SPI Control/Status Register (SPICSR)
- SPI Data Register (SPIDR)

The SPI is connected to external devices through four pins:

- MISO: Master In / Slave Out data
- MOSI: Master Out / Slave In data
- SCK: Serial Clock out by SPI masters and input by SPI slaves
- SS: Slave select:

This input signal acts as a 'chip select' to let the SPI master communicate with slaves individually and to avoid contention on the data lines. Slave SS inputs can be driven by standard I/O ports on the master Device.



## LINSCI<sup>TM</sup> SERIAL COMMUNICATION INTERFACE (SCI Mode) (cont'd)

## **CONTROL REGISTER 2 (SCICR2)**

Read/Write Reset Value: 0000 0000 (00h)

7							0
TIE	TCIE	RIE	ILIE	TE	RE	RWU <sup>1)</sup>	SBK <sup>1)</sup>

<sup>1)</sup>This bit has a different function in LIN mode, please refer to the LIN mode register description.

Bit 7 = **TIE** *Transmitter interrupt enable* 

This bit is set and cleared by software.

0: Interrupt is inhibited

1: In SCI interrupt is generated whenever TDRE = 1 in the SCISR register

Bit 6 = **TCIE** *Transmission complete interrupt enable* 

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SCI interrupt is generated whenever TC = 1 in the SCISR register

Bit 5 = **RIE** *Receiver interrupt enable* 

This bit is set and cleared by software.

- 0: Interrupt is inhibited
- 1: An SCI interrupt is generated whenever OR = 1 or RDRF = 1 in the SCISR register

Bit 4 = ILIE Idle line interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SCI interrupt is generated whenever IDLE = 1 in the SCISR register.

Bit 3 = **TE** Transmitter enable

This bit enables the transmitter. It is set and cleared by software.

0: Transmitter is disabled

1: Transmitter is enabled

## Notes:

- During transmission, a "0" pulse on the TE bit ("0" followed by "1") sends a preamble (idle line) after the current word.
- When TE is set there is a 1 bit-time delay before the transmission starts.

## Bit 2 = **RE** *Receiver enable*

This bit enables the receiver. It is set and cleared by software.

0: Receiver is disabled in the SCISR register

1: Receiver is enabled and begins searching for a start bit

## Bit 1 = RWU Receiver wake-up

This bit determines if the SCI is in mute mode or not. It is set and cleared by software and can be cleared by hardware when a wake-up sequence is recognized.

- 0: Receiver in active mode
- 1: Receiver in mute mode

## Notes:

- Before selecting Mute mode (by setting the RWU bit) the SCI must first receive a data byte, otherwise it cannot function in Mute mode with wakeup by Idle line detection.
- In Address Mark Detection Wake-Up configuration (WAKE bit = 1) the RWU bit cannot be modified by software while the RDRF bit is set.

## Bit 0 = SBK Send break

This bit set is used to send break characters. It is set and cleared by software.

0: No break character is transmitted

1: Break characters are transmitted

**Note:** If the SBK bit is set to "1" and then to "0", the transmitter will send a BREAK word at the end of the current word.

## DATA REGISTER (SCIDR)

Read/Write

Reset Value: Undefined

Contains the Received or Transmitted data character, depending on whether it is read from or written to.

7							0
DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0

The Data register performs a double function (read and write) since it is composed of two registers, one for transmission (TDR) and one for reception (RDR).

The TDR register provides the parallel interface between the internal bus and the output shift register (see Figure 1).

The RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 1).



#### LINSCI™ SERIAL COMMUNICATION INTERFACE (SCI Mode) (cont'd) EXTENDED RECEIVE PRESCALER DIVISION REGISTER (SCIERPR) EXTENDED TRAN REGISTER (SCIERPR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
ERPR							
7	6	5	4	3	2	1	0

# Bits 7:0 = **ERPR[7:0]** 8-bit Extended Receive Prescaler Register

The extended Baud Rate Generator is activated when a value other than 00h is stored in this register. The clock frequency from the 16 divider (see Figure 3) is divided by the binary factor set in the SCIERPR register (in the range 1 to 255).

The extended baud rate generator is not active after a reset.

# EXTENDED TRANSMIT PRESCALER DIVISION REGISTER (SCIETPR)

Read/Write

Reset Value:0000 0000 (00h)

7							0
ETPR							
7	6	5	4	3	2	1	0

#### Bits 7:0 = **ETPR[7:0]** 8-bit Extended Transmit Prescaler Register

The extended Baud Rate Generator is activated when a value other than 00h is stored in this register. The clock frequency from the 16 divider (see Figure 3) is divided by the binary factor set in the SCIETPR register (in the range 1 to 255).

The extended baud rate generator is not active after a reset.

Note: In LIN slave mode, the Conventional and Extended Baud Rate Generators are disabled.



## LINSCI™ SERIAL COMMUNICATION INTERFACE (LIN Mode) (cont'd)

#### 10.7.9.9 Error due to LIN Synch measurement

The LIN Synch Field is measured over eight bit times.

This measurement is performed using a counter clocked by the CPU clock. The edge detections are performed using the CPU clock cycle.

This leads to a precision of 2 CPU clock cycles for the measurement which lasts 16\*8\*LDIV clock cycles.

Consequently, this error (D<sub>MEAS</sub>) is equal to:

2 / (128\*LDIV<sub>MIN</sub>).

 $LDIV_{MIN}$  corresponds to the minimum LIN prescaler content, leading to the maximum baud rate, taking into account the maximum deviation of +/-15%.

#### 10.7.9.10 Error due to Baud Rate Quantization

The baud rate can be adjusted in steps of 1 / (16 \* LDIV). The worst case occurs when the "real" baud rate is in the middle of the step.

This leads to a quantization error ( $D_{QUANT}$ ) equal to 1 / (2\*16\*LDIV<sub>MIN</sub>).

#### 10.7.9.11 Impact of Clock Deviation on Maximum Baud Rate

The choice of the nominal baud rate (LDIV<sub>NOM</sub>) will influence both the quantization error ( $D_{QUANT}$ ) and the measurement error ( $D_{MEAS}$ ). The worst case occurs for LDIV<sub>MIN</sub>.

Consequently, at a given CPU frequency, the maximum possible nominal baud rate (LPR<sub>MIN</sub>) should be chosen with respect to the maximum tolerated deviation given by the equation:

D<sub>TRA</sub> + 2 / (128\*LDIV<sub>MIN</sub>) + 1 / (2\*16\*LDIV<sub>MIN</sub>)

 $+ D_{REC} + D_{TCL} < 3.75\%$ 

#### Example:

A nominal baud rate of 20Kbits/s at  $T_{CPU}$  = 125ns (8 MHz) leads to LDIV<sub>NOM</sub> = 25d.

LDIV<sub>MIN</sub> = 25 - 0.15\*25 = 21.25

D<sub>MEAS</sub> = 2 / (128\*LDIV<sub>MIN</sub>) \* 100 = 0.00073%

D<sub>QUANT</sub> = 1 / (2\*16\*LDIV<sub>MIN</sub>) \* 100 = 0.0015%

## LIN Slave systems

For LIN Slave systems (the LINE and LSLV bits are set), receivers wake up by LIN Synch Break or LIN Identifier detection (depending on the LHDM bit).

## Hot Plugging Feature for LIN Slave Nodes

In LIN Slave Mute Mode (the LINE, LSLV and RWU bits are set) it is possible to hot plug to a network during an ongoing communication flow. In this case the SCI monitors the bus on the RDI line until 11 consecutive dominant bits have been detected and discards all the other bits received.



## LINSCI<sup>TM</sup> SERIAL COMMUNICATION INTERFACE (LIN Master Only) (Cont'd)

#### **10.8.4.4 Conventional Baud Rate Generation**

The baud rates for the receiver and transmitter (Rx and Tx) are set independently and calculated as follows

:

$$Tx = \frac{f_{CPU}}{(16*PR)*TR} \qquad Rx = \frac{f_{CPU}}{(16*PR)*RR}$$

with:

PR = 1, 3, 4 or 13 (see SCP[1:0] bits)

TR = 1, 2, 4, 8, 16, 32, 64, 128

(see SCT[2:0] bits)

RR = 1, 2, 4, 8, 16, 32, 64, 128

(see SCR[2:0] bits)

All these bits are in the SCIBRR register.

**Example:** If  $f_{CPU}$  is 8 MHz (normal mode) and if PR = 13 and TR = RR = 1, the transmit and receive baud rates are 38400 baud.

**Note:** The baud rate registers MUST NOT be changed while the transmitter or the receiver is enabled.

#### 10.8.4.5 Extended Baud Rate Generation

The extended prescaler option gives a very fine tuning on the baud rate, using a 255 value prescaler, whereas the conventional Baud Rate Generator retains industry standard software compatibility.

The extended baud rate generator block diagram is described in the Figure 90.

The output clock rate sent to the transmitter or to the receiver is the output from the 16 divider divided by a factor ranging from 1 to 255 set in the SCI-ERPR or the SCIETPR register.

**Note:** The extended prescaler is activated by setting the SCIETPR or SCIERPR register to a value

other than zero. The baud rates are calculated as follows:

$$Tx = \frac{f_{CPU}}{16 \cdot ETPR^{*}(PR^{*}TR)} Rx = \frac{f_{CPU}}{16 \cdot ERPR^{*}(PR^{*}RR)}$$

with:

ETPR = 1, ..., 255 (see SCIETPR register)

ERPR = 1, ..., 255 (see SCIERPR register)

#### 10.8.4.6 Receiver Muting and Wake-up Feature

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant SCI service overhead for all non addressed receivers.

The non addressed devices may be placed in sleep mode by means of the muting function.

Setting the RWU bit by software puts the SCI in sleep mode:

All the reception status bits cannot be set.

All the receive interrupts are inhibited.

A muted receiver may be awakened by one of the following two ways:

- by Idle Line detection if the WAKE bit is reset,

- by Address Mark detection if the WAKE bit is set.

Receiver wakes-up by Idle Line detection when the Receive line has recognized an Idle Frame. Then the RWU bit is reset by hardware but the IDLE bit is not set.

Receiver wakes-up by Address Mark detection when it received a "1" as the most significant bit of a word, thus indicating that the message is an address. The reception of this particular word wakes up the receiver, resets the RWU bit and sets the RDRF bit, which allows the receiver to receive this word normally and to use it as an address word.

157/225

**/**/

## CLOCK AND TIMING CHARACTERISTICS (Cont'd)


## 12.5.3 Crystal and Ceramic Resonator Oscillators

The ST7 internal clock can be supplied with four different Crystal/Ceramic resonator oscillators. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal/ceramic resonator manufacturer for more details (frequency, package, accuracy...).  $^{1/2}$ 

Symbol	Parameter	Conditions	Min	Max	Unit
	2)	LP: Low power oscillator MP: Medium power oscillator	1 >2	2 4	
fosc	Oscillator Frequency <sup>3)</sup>	MS: Medium speed oscillator HS: High speed oscillator	>4 >8	8 16	MHz
R <sub>F</sub>	Feedback resistor		20	40	kΩ
C <sub>L1</sub> C <sub>L2</sub>	Recommended load capacitance ver- sus equivalent serial resistance of the crystal or ceramic resonator (R <sub>S</sub> )	$eq:rescaled_$	22 22 18 15	56 46 33 33	pF

Symbol	Parameter	Conditions	Тур	Max	Unit
		V <sub>DD</sub> = 5V LP oscillator	80	150	
:	OSC2 driving current	$V_{IN} = V_{SS}$ MP oscillator	160	250	
<sup>1</sup> 2		MS oscillator	310	460	μA
		HS oscillator	610	910	

## Figure 100. Typical Application with a Crystal or Ceramic Resonator



#### Notes:

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

2.  $t_{SU(OSC)}$  is the typical oscillator start-up time measured between  $V_{DD}$  = 2.8V and the fetch of the first instruction (with a quick  $V_{DD}$  ramp-up from 0 to 5V (< 50µs).

3. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R<sub>S</sub> value. Refer to crystal/ceramic resonator manufacturer for more details.

