



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	LINbusSCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f361k7t3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### PIN DESCRIPTION (Cont'd)

For external pin connection guidelines, refer to "ELECTRICAL CHARACTERISTICS" on page 178.

# Legend / Abbreviations for Table 2:

Type: I = input, O = output, S = supply

In/Output level:  $C_T$ = CMOS 0.3V<sub>DD</sub>/0.7V<sub>DD</sub> with Schmitt trigger

T<sub>T</sub>= TTL 0.8V / 2V with Schmitt trigger

Output level: HS = 20mA high sink (on N-buffer only)

Port and control configuration:

- Input: float = floating, wpu = weak pull-up, int = interrupt<sup>1)</sup>, ana = analog, RB = robust
- Output: OD = open drain, PP = push-pull

Refer to "I/O PORTS" on page 45 for more details on the software configuration of the I/O ports.

The RESET configuration of each pin is shown in bold which is valid as long as the device is in reset state.

### Table 2. Device Pin Description

I	Pin n°						Le	evel			Ρ	ort			Main	<b>V</b>	
<b>5</b> 64	244	°32	Pin Name	ype	ut	out		Inp	out		Out	tput function		Alternate	function		
LQFF	LQFF	LQFF		F	Inpi	Outp	float	ndm	int	ana	qo	đđ	reset)				
1	1	1	OSC1 <sup>3)</sup>	Ι				~	0	5			External cillator in	clock input or Resonator os- verter input			
2	2	2	OSC2 <sup>3)</sup>	I/O				$\sum$					Resonato	or oscillator inv	erter output		
3	-	-	PA0 / ARTIC1	I/O	CT	1	X	е	i0		Х	Х	Port A0	ART Input Ca	pture 1		
4	3	3	PA1 / PWM0	I/O	$C_{T}$	5	Х		ei0		Х	Х	Port A1	ART PWM O	utput 0		
5	4	4	PA2 (HS) / PWM1	I/O	$C_T$	HS	Χ	е	i0		Х	Х	Port A2	ART PWM O	utput 1		
6	5	-	PA3 / PWM2	I/O	$C_T$		Χ		ei0		Х	Х	Port A3	ART PWM O	utput 2		
7	6	-	PA4 / PWM3	I/O	$C_T$		X ei0 X X		Port A4	ART PWM O	utput 3						
8	-	-	V <sub>SS_3</sub>	S									Digital G	Ground Voltage			
9	-	-	V <sub>DD_3</sub>	S									Digital Ma	ain Supply Voltage			
10	7	5	PA5 (HS) / ARTCLK	I/O	$C_T$	HS	X		ei0		Х	Х	Port A5	ART External Clock			
11	8		PA6 (HS) / ARTIC2	I/O	$C_T$	HS	Х	е	i0		Х	Х	Port A6	ART Input Ca	pture 2		
12		)•	PA7 / T8_OCMP2	I/O	$C_T$		Х		ei0		Х	Х	Port A7	TIM8 Output	Compare 2		
13	2	-	PB0 /T8_ICAP2	I/O	$C_T$		X	е	i1		Х	Х	Port B0	TIM8 Input Ca	apture 2		
14	9	6	PB1 /T8_OCMP1	I/O	$C_T$		Х		ei1		Х	Х	Port B1	TIM8 Output	Compare 1		
15	10	7	PB2 / T8_ICAP1	I/O	$C_T$		Х	е	i1		Х	Х	Port B2	TIM8 Input Ca	apture 1		
16	11	8	PB3 / MCO	I/O	$C_T$		X		ei1		Х	Х	Port B3	Main clock ou	ıt (f <sub>OSC2</sub> )		
17	-	-	PE0 / AIN12	I/O	Τ <sub>Τ</sub>		Χ	Х		RB	Х	Х	Port E0	ADC Analog	Input 12		
18	-	•	PE1 / AIN13	I/O	$T_T$		X	Х		RB	Х	Х	Port E1	ADC Analog	Input 13		
19	12	9	PB4 / AIN0 / ICCCLK	I/O	Ст		X	е	i1	RB	х	х	Port B4	ICC Clock input	ADC Analog Input 0		
20	-	-	PE2 / AIN14	I/O	$T_T$		Х	Х		RB	Х	Х	Port E2	ADC Analog	Input 14		
21	-	-	PE3 / AIN15	I/O	$T_{T}$		Х	Х		RB	Х	Х	Port E3	ADC Analog	Input 15		
22	13	10	PB5 / AIN1 / ICCDATA	I/O	CT		х		ei1	RB	х	х	Port B5	ICC Data in- put	ADC Analog Input 1		

# **3 REGISTER AND MEMORY MAP**

As shown in Figure 5, the MCU is capable of addressing 64 Kbytes of memories and I/O registers.

The available memory locations consist of 128 bytes of register locations, up to 2 Kbytes of RAM and up to 60 Kbytes of user program memory.

The RAM space includes up to 256 bytes for the stack from 0100h to 01FFh.The highest address bytes contain the user reset and interrupt vectors.

**IMPORTANT:** Memory locations marked as "Reserved" must never be accessed. Accessing a reseved area can have unpredictable effects on the device.



	Address	Block	Register Label	Register Name	Reset Status	Remarks
	0000h 0001h 0002h	Port A	PADR PADDR PAOR	Port A Data Register Port A Data Direction Register Port A Option Register	00h <sup>1)</sup> 00h 00h	R/W <sup>2)</sup> R/W <sup>2)</sup> R/W <sup>2)</sup>
$\mathbf{O}$	0003h 0004h 0005h	Port B	PBDR PBDDR PBOR	Port B Data Register Port B Data Direction Register Port B Option Register	00h <sup>1)</sup> 00h 00h	R/W <sup>2)</sup> R/W <sup>2)</sup> R/W <sup>2)</sup>
	0006h 0007h 0008h	Port C	PCDR PCDDR PCOR	Port C Data Register Port C Data Direction Register Port C Option Register	00h <sup>1)</sup> 00h 00h	R/W <sup>2)</sup> R/W <sup>2)</sup> R/W <sup>2)</sup>
	0009h 000Ah 000Bh	Port D	PDDR PDDDR PDOR	Port D Data Register Port D Data Direction Register Port D Option Register	00h <sup>1)</sup> 00h 00h	R/W <sup>2)</sup> R/W <sup>2)</sup> R/W <sup>2)</sup>
	000Ch 000Dh 000Eh	Port E	PEDR PEDDR PEOR	Port E Data Register Port E Data Direction Register Port E Option Register	00h <sup>1)</sup> 00h 00h	R/W <sup>2)</sup> R/W <sup>2)</sup> R/W <sup>2)</sup>

Table 3	. Hardware	Register	Map
	· · · · · · · · · · · · · · · ·		

57

#### INTERRUPTS (Cont'd)

#### 7.3 INTERRUPTS AND LOW POWER MODES

All interrupts allow the processor to exit the WAIT low power mode. On the contrary, only external and other specified interrupts allow the processor to exit from the HALT modes (see column "Exit from HALT" in "Interrupt Mapping" table). When several pending interrupts are present while exiting HALT mode, the first one serviced can only be an interrupt with exit from HALT mode capability and it is selected through the same decision process shown in Figure 18.

**Note:** If an interrupt, that is not able to Exit from HALT mode, is pending with the highest priority when exiting HALT mode, this interrupt is serviced after the first one serviced.



#### 7.4 CONCURRENT & NESTED MANAGEMENT

The following Figure 19 and Figure 20 show two different interrupt management modes. The first is called concurrent mode and does not allow an interrupt to be interrupted, unlike the nested mode in Figure 20. The interrupt hardware priority is given in this order from the lowest to the highest: MAIN, IT4, IT3, IT2, IT1, IT0, TLI. The software priority is given for each interrupt.

**Warning**: A stack overflow may occur without notifying the software of the failure.



Figure 20. Nested Interrupt Management



#### POWER SAVING MODES (Cont'd)

#### Figure 27. ACTIVE HALT Timing Overview



#### Figure 28. ACTIVE HALT Mode Flow-chart



#### Notes:

psolete

- 1. This delay occurs only if the MCU exits ACTIVE HALT mode by means of a RESET.
- 2. Peripheral clocked with an external clock source can still be active.
- 3. Only the RTC interrupt and some specific interrupts can exit the MCU from ACTIVE HALT mode (such as external interrupt). Refer to Table 9, "Interrupt Mapping," on page 33 for more details.
- 4. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits in the CC register are set to the current software priority level of the interrupt routine and restored when the CC register is popped.

41/225

# WINDOW WATCHDOG (Cont'd)

# Figure 37. Window Watchdog Timing Diagram



# 10.1.6 Low Power Modes

Mode	Description		$\mathbf{O}$
SLOW	No effect on	Watchdog: Th	e downcounter continues to decrement at normal speed.
WAIT	No effect on	Watchdog: Th	e downcounter continues to decrement.
	OIE bit in MCCSR register	WDGHALT bit in Option Byte	
HALT	P	00.0	No Watchdog reset is generated. The MCU enters Halt mode. The Watch- dog counter is decremented once and then stops counting and is no longer able to generate a watchdog reset until the MCU receives an external inter- rupt or a reset.
050	e <sup>to</sup>	0	If an interrupt is received (refer to interrupt table mapping to see interrupts which can occur in halt mode), the Watchdog restarts counting after 256 or 4096 CPU clocks. If a reset is generated, the Watchdog is disabled (reset state) unless Hardware Watchdog is selected by option byte. For application recommendations see Section 0.1.8 below.
	0	1	A reset is generated instead of entering halt mode.
ACTIVE HALT	1	x	No reset is generated. The MCU enters Active Halt mode. The Watchdog counter is not decremented. It stop counting. When the MCU receives an oscillator interrupt or external interrupt, the Watchdog restarts counting immediately. When the MCU receives a reset the Watchdog restarts counting after 256 or 4096 CPU clocks.

# 10.1.7 Hardware Watchdog Option

If Hardware Watchdog is selected by option byte, the watchdog is always active and the WDGA bit in the WDGCR is not used. Refer to the Option Byte description.

# 10.1.8 Using Halt Mode with the WDG (WDGHALT option)

The following recommendation applies if Halt mode is used when the watchdog is enabled.

 Before executing the HALT instruction, refresh the WDG counter, to avoid an unexpected WDG reset immediately after waking up the microcontroller.



#### **ON-CHIP PERIPHERALS** (Cont'd)

#### **10.3 PWM AUTO-RELOAD TIMER (ART)**

#### 10.3.1 Introduction

The Pulse Width Modulated Auto-Reload Timer on-chip peripheral consists of an 8-bit auto reload counter with compare/capture capabilities and of a 7-bit prescaler clock source.

These resources allow five possible operating modes:

- Generation of up to four independent PWM signals
- Output compare and Time base interrupt
- Up to two input capture functions
- External event detector
- Up to two external interrupt sources

The three first modes can be used together with a single counter frequency.

The timer can be used to wake up the MCU from WAIT and HALT modes.





#### **ON-CHIP PERIPHERALS** (Cont'd)

# INPUT CAPTURE CONTROL / STATUS REGISTER (ARTICCSR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
0	0	CS2	CS1	CIE2	CIE1	CF2	CF1

Bit 7:6 = Reserved, always read as 0.

#### Bit 5:4 = **CS[2:1]** Capture Sensitivity

These bits are set and cleared by software. They determine the trigger event polarity on the corresponding input capture channel.

0: Falling edge triggers capture on channel x.

1: Rising edge triggers capture on channel x.

Bit 3:2 = **CIE**[2:1] *Capture Interrupt Enable* These bits are set and cleared by software. They

enable or disable the Input capture channel interrupts independently.

0: Input capture channel x interrupt disabled. 1: Input capture channel x interrupt enabled.

#### Bit 1:0 = CF[2:1] Capture Flag

These bits are set by hardware and cleared by software reading the corresponding ARTICRx register. Each CFx bit indicates that an input capture x has occurred.

0: No input capture on channel x.

210501et

<u>ل</u>حک

1: An input capture has occurred on channel x.

#### **INPUT CAPTURE REGISTERS (ARTICRx)**

Read only

Reset Value: 0000 0000 (00h)

7							0
IC7	IC6	IC5	IC4	IC3	IC2	IC1	IC0

#### Bit 7:0 = IC[7:0] Input Capture Data

These read only bits are set and cleared by hardware. An ARTICRx register contains the 8-bit auto-reload counter value transferred by the input capture channel x event.

#### 16-BIT TIMER (Cont'd)

# OUTPUT COMPARE 2 HIGH REGISTER (OC2HR)

#### Read/Write

Reset Value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.

/				0	
MSB				LSB	

# OUTPUT COMPARE 2 LOW REGISTER (OC2LR)

#### Read/Write

Reset Value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

7				0	
MSB				LSB	

#### **COUNTER HIGH REGISTER (CHR)**

Read Only

Reset Value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.

7	000	0
MSB		LSB

#### **COUNTER LOW REGISTER (CLR)**

#### Read Only

Reset Value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after accessing the CSR register clears the TOF bit.

7				0
MSB				LSB

# ALTERNATE COUNTER HIGH REGISTER (ACHR)

#### Read Only

Reset Value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.

7				0
MSB				LSB

# ALTERNATE COUNTER LOW REGISTER (ACLR)

Read Only

Reset Value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after an access to CSR register does not clear the TOF bit in the CSR register.

7	~			0
MSB				LSB

# INPUT CAPTURE 2 HIGH REGISTER (IC2HR)

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the high part of the counter value (transferred by the Input Capture 2 event).

7				0
MSB				LSB

#### **INPUT CAPTURE 2 LOW REGISTER (IC2LR)**

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the low part of the counter value (transferred by the Input Capture 2 event).

1				0
MSB				LSB



#### SERIAL PERIPHERAL INTERFACE (cont'd)

#### 10.6.3.1 Functional Description

A basic example of interconnections between a single master and a single slave is illustrated in Figure 71.

The MOSI pins are connected together and the MISO pins are connected together. In this way data is transferred serially between master and slave (most significant bit first).

The communication is always initiated by the master. When the master device transmits data to a slave device via MOSI pin, the slave device responds by sending data to the master device via the MISO pin. This implies full duplex communication with both data out and data in synchronized with the same clock signal (which is provided by the master device via the SCK pin).

To use a single data line, the MISO and MOSI pins must be connected at each node (in this case only simplex communication is possible).

Four possible data/clock timing relationships may be chosen (see Figure 74 on page 114) but master and slave must be programmed with the same timing mode.



#### Figure 71. Single Master/ Single Slave Application



# 10.6.8 Register Description SPI CONTROL REGISTER (SPICR)

Read/Write

Reset Value: 0000 xxxx (0xh)

7							0
SPIE	SPE	SPR2	MSTR	CPOL	СРНА	SPR1	SPR0

Bit 7 = **SPIE** *Serial Peripheral Interrupt Enable* This bit is set and cleared by software. 0: Interrupt is inhibited

1: An SPI interrupt is generated whenever an End of Transfer event, Master Mode Fault or Overrun error occurs (SPIF = 1, MODF = 1 or OVR = 1 in the SPICSR register)

#### Bit 6 = **SPE** Serial Peripheral Output Enable

This bit is set and cleared by software. It is also cleared by hardware when, in master mode,  $\overline{SS} = 0$  (see Section 10.6.5.1 "Master Mode Fault (MODF)"). The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins.

0: I/O pins free for general purpose I/O 1: SPI I/O pin alternate functions enabled



Bit 5 = **SPR2** *Divider Enable* This bit is set and cleared by software and is cleared by reset. It is used with the SPR[1:0] bits to set the baud rate. Refer to Table 20 SPI Master Mode SCK Frequency.

0: Divider by 2 enabled

1: Divider by 2 disabled

Note: This bit has no effect in slave mode.

#### Bit 4 = **MSTR** *Master Mode*

This bit is set and cleared by software. It is also cleared by hardware when, in master mode,  $\overline{SS} = 0$  (see Section 10.6.5.1 "Master Mode Fault (MODF)").

- 0: Slave mode
- 1: Master mode. The function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed.

#### Bit 3 = CPOL Clock Polarity

This bit is set and cleared by software. This bit determines the idle state of the serial Clock. The CPOL bit affects both the master and slave modes.

0: SCK pin has a low level idle state

1: SCK pin has a high level idle state

**Note:** If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.

#### Bit 2 = CPHA Clock Phase

This bit is set and cleared by software.

- 0: The first clock transition is the first data capture edge.
- 1: The second clock transition is the first capture edge.

**Note:** The slave must have the same CPOL and CPHA settings as the master.

#### Bits 1:0 = **SPR[1:0]** Serial Clock Frequency

These bits are set and cleared by software. Used with the SPR2 bit, they select the baud rate of the SPI serial clock SCK output by the SPI in master mode.

Note: These 2 bits have no effect in slave mode.

#### Table 21. SPI Master Mode SCK Frequency

Serial Clock	SPR2	SPR1	SPR0
f <sub>CPU</sub> /4	1		0
f <sub>CPU</sub> /8	0	0	0
f <sub>CPU</sub> /16	0		1
f <sub>CPU</sub> /32	1		0
f <sub>CPU</sub> /64	0	1	0
f <sub>CPU</sub> /128	0		1

57

#### LINSCI™ SERIAL COMMUNICATION INTERFACE (LIN Mode) (cont'd)

#### 10.7.9.7 LINSCI Clock Tolerance

#### LINSCI Clock Tolerance when unsynchronized

When LIN slaves are unsynchronized (meaning no characters have been transmitted for a relatively long time), the maximum tolerated deviation of the LINSCI clock is +/-15%.

If the deviation is within this range then the LIN Synch Break is detected properly when a new reception occurs.

This is made possible by the fact that masters send 13 low bits for the LIN Synch Break, which can be interpreted as 11 low bits (13 bits -15% = 11.05) by a "fast" slave and then considered as a LIN Synch Break. According to the LIN specification, a LIN Synch Break is valid when its duration is greater than  $t_{\text{SBRKTS}} = 10$ . This means that the LIN Synch Break must last at least 11 low bits.

**Note:** If the period desynchronization of the slave is +15% (slave too slow), the character "00h" which represents a sequence of 9 low bits must not be interpreted as a break character (9 bits + 15% = 10.35). Consequently, a valid LIN Synch break must last at least 11 low bits.

#### LINSCI Clock Tolerance when Synchronized

When synchronization has been performed, following reception of a LIN Synch Break, the LINS-CI, in LIN mode, has the same clock deviation tolerance as in SCI mode, which is explained below:

During reception, each bit is oversampled 16 times. The mean of the 8th, 9th and 10th samples is considered as the bit value.

Figure 86.Bit Sampling in Reception Mode

67/

Consequently, the clock frequency should not vary more than 6/16 (37.5%) within one bit.

The sampling clock is resynchronized at each start bit, so that when receiving 10 bits (one start bit, 1 data byte, 1 stop bit), the clock deviation should not exceed 3.75%.

#### 10.7.9.8 Clock Deviation Causes

The causes which contribute to the total deviation are:

- D<sub>TRA</sub>: Deviation due to transmitter error.
   Note: The transmitter can be either a master or a slave (in case of a slave listening to the response of another slave).
- D<sub>MEAS</sub>: Error due to the LIN Synch measurement performed by the receiver.
- D<sub>QUANT</sub>: Error due to the baud rate quantization of the receiver.
- D<sub>REC</sub>: Deviation of the local oscillator of the receiver: This deviation can occur during the reception of one complete LIN message assuming that the deviation has been compensated at the beginning of the message.
- D<sub>TCL</sub>: Deviation due to the transmission line (generally due to the transceivers)

All the deviations of the system should be added and compared to the LINSCI clock tolerance:

 $D_{TRA} + D_{MEAS} + D_{QUANT} + D_{REC} + D_{TCL} < 3.75\%$ 



#### 10.8 LINSCI SERIAL COMMUNICATION INTERFACE (LIN Master Only)

#### 10.8.1 Introduction

The Serial Communications Interface (SCI) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format. The SCI offers a very wide range of baud rates using two baud rate generator systems.

#### 10.8.2 Main Features

- Full duplex, asynchronous communications
- NRZ standard format (Mark/Space)
- Dual baud rate generator systems
- Independently programmable transmit and receive baud rates up to 500K baud.
- Programmable data word length (8 or 9 bits)
- Receive buffer full, Transmit buffer empty and End of Transmission flags
- 2 receiver wake-up modes:
  - Address bit (MSB)
  - Idle line
- Muting function for multiprocessor configurations
- Separate enable bits for Transmitter and Receiver
- 4 error detection flags:
  - Overrun error
  - Noise error
  - Frame error
  - Parity error
- 5 interrupt sources with flags:
  - Transmit data register empty
  - Transmission complete
  - Receive data register full
  - Idle line received
  - Overrun error detected
- Transmitter clock output
- Parity control:
  - Transmits parity bit
  - Checks parity of received data byte
- Reduced power consumption mode
- LIN Synch Break send capability

#### **10.8.3 General Description**

The interface is externally connected to another device by three pins (see Figure 88 on page 153). Any SCI bidirectional communication requires a minimum of two pins: Receive Data In (RDI) and Transmit Data Out (TDO):

- SCLK: Transmitter clock output. This pin outputs the transmitter data clock for synchronous transmission (no clock pulses on start bit and stop bit, and a software option to send a clock pulse on the last data bit). This can be used to control peripherals that have shift registers (e.g. LCD drivers). The clock phase and polarity are software programmable.
- TDO: Transmit Data Output. When the transmitter is disabled, the output pin returns to its I/O port configuration. When the transmitter is enabled and nothing is to be transmitted, the TDO pin is at high level.
- RDI: Receive Data Input is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

Through these pins, serial data is transmitted and received as frames comprising:

- An Idle Line prior to transmission or reception
- A start bit
- A data word (8 or 9 bits) least significant bit first
- A Stop bit indicating that the frame is complete.
- This interface uses two types of baud rate generator:
- A conventional type for commonly-used baud rates,
- An extended type with a prescaler offering a very wide range of baud rates even with non-standard oscillator frequencies.

67/

# LINSCI<sup>TM</sup> SERIAL COMMUNICATION INTERFACE (LIN Master Only) (Cont'd)

### Figure 88. SCI Block Diagram



5

#### INSTRUCTION SET OVERVIEW (Cont'd)

#### 11.1.1 Inherent

All Inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Inherent Instruction	Function
NOP	No operation
TRAP	S/W Interrupt
WFI	Wait For Interrupt (Low Pow- er Mode)
HALT	Halt Oscillator (Lowest Power Mode)
RET	Sub-routine Return
IRET	Interrupt Sub-routine Return
SIM	Set Interrupt Mask (level 3)
RIM	Reset Interrupt Mask (level 0)
SCF	Set Carry Flag
RCF	Reset Carry Flag
RSP	Reset Stack Pointer
LD	Load
CLR	Clear
PUSH/POP	Push/Pop to/from the stack
INC/DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
MUL	Byte Multiplication
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations
SWAP	Swap Nibbles

#### 11.1.2 Immediate

Immediate instructions have 2 bytes, the first byte contains the opcode, the second byte contains the operand value.

Immediate Instruction	Function
LD	Load
CP	Compare
BCP	Bit Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Operations

#### 11.1.3 Direct

In Direct instructions, the operands are referenced by their memory address.

The direct addressing mode consists of two submodes:

#### Direct (short)

The address is a byte, thus requires only one byte after the opcode, but only allows 00 - FF addressing space.

#### Direct (long)

The address is a word, thus allowing 64 Kbyte addressing space, but requires 2 bytes after the opcode.

#### 11.1.4 Indexed (No Offset, Short, Long)

In this mode, the operand is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

The indirect addressing mode consists of three submodes:

#### Indexed (No Offset)

There is no offset, (no extra byte after the opcode), and allows 00 - FF addressing space.

#### Indexed (Short)

The offset is a byte, thus requires only one byte after the opcode and allows 00 - 1FE addressing space.

#### Indexed (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.

#### 11.1.5 Indirect (Short, Long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two submodes:

#### Indirect (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

#### Indirect (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

57

Mnemo	Description	Function/Example	Dst	Src	]	11	н	10	Ν	Z	С
JRULE	Jump if $(C + Z = 1)$	Unsigned <=									
LD	Load	dst <= src	reg, M	M, reg					Ν	Ζ	
MUL	Multiply	X,A = X * A	A, X, Y	X, Y, A			0				0
NEG	Negate (2's compl)	neg \$10	reg, M						Ν	Ζ	С
NOP	No Operation										
OR	OR operation	A = A + M	А	М					Ν	Ζ	
DOD	Dan from the Oteslu	pop reg	reg	М						1	
POP	Pop from the Stack	pop CC	CC	М	Ì	11	Н	10	N	Z	С
PUSH	Push onto the Stack	push Y	М	reg, CC					Ĵ,		
RCF	Reset carry flag	C = 0						Ś			0
RET	Subroutine Return					5	2				
RIM	Enable Interrupts	11:0 = 10 (level 0)				1		0			
RLC	Rotate left true C	C <= A <= C	reg, M	×0		Ŧ			Ν	Ζ	С
RRC	Rotate right true C	C => A => C	reg, M	6.					Ν	Ζ	С
RSP	Reset Stack Pointer	S = Max allowed	SU								
SBC	Substract with Carry	A = A - M - C	A	М					Ν	Ζ	С
SCF	Set carry flag	C = 1									1
SIM	Disable Interrupts	l1:0 = 11 (level 3)				1		1			
SLA	Shift left Arithmetic	C <= A <= 0	reg, M						Ν	Ζ	С
SLL	Shift left Logic	C <= A <= 0	reg, M						Ν	Ζ	С
SRL	Shift right Logic	0 => A => C	reg, M						0	Ζ	С
SRA	Shift right Arithmetic	A7 => A => C	reg, M						Ν	Ζ	С
SUB	Substraction	A = A - M	А	М					Ν	Ζ	С
SWAP	SWAP nibbles	A7-A4 <=> A3-A0	reg, M						Ν	Ζ	
TNZ	Test for Neg & Zero	tnz lbl1			1				Ν	Z	
TRAP	S/W trap	S/W interrupt			1	1		1			
WFI	Wait for Interrupt				1	1		0			
XOR	Exclusive OR	A = A XOR M	А	М	1				Ν	Z	

# INSTRUCTION SET OVERVIEW (Cont'd)

57

177/225

#### **12.3 OPERATING CONDITIONS**

#### **12.3.1 General Operating Conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>CPU</sub>	Internal clock frequency		0	8	MHz
Voo	Extended Operating voltage	No Flash Write/Erase. Analog parameters not guaranteed.	3.8	4.5	V
V <sub>DD</sub>	Standard Operating Voltage		4.5	5.5	
	Operating Voltage for Flash Write/Erase	V <sub>PP</sub> = 11.4 to 12.6V	4.5	5.5	
		1 Suffix Version	0	70	
		5 Suffix Version	-10	85	
T <sub>A</sub>	Ambient temperature range	6 Suffix Version		Iin         Max           0         8           0.8         4.5           0.5         5.5           0.5         5.5           0         70           10         85           40         105           125	⊃ °C
		7 Suffix Version	-40	105	-
		3 Suffix Version		125	
<b>Figure 07</b>			0	•	•

### Figure 97. f<sub>CPU</sub> Maximum vs V<sub>DD</sub>



**Note:** It is mandatory to connect all available  $V_{DD}$  and  $V_{DDA}$  pins to the supply voltage and all  $V_{SS}$  and  $V_{SSA}$  pins to ground.

#### **12.9 I/O PORT PIN CHARACTERISTICS**

#### 12.9.1 General Characteristics

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>IL</sub>	Input low level voltage <sup>1)</sup>					$0.3 \times V_{DD}$	
V <sub>IH</sub>	Input high level voltage <sup>1)</sup>	CMOS por	ts	$0.7 \mathrm{~x~V_{DD}}$			
V <sub>hys</sub>	Schmitt trigger voltage hysteresis <sup>2)</sup>				1		V
V <sub>IL</sub>	Input low level voltage <sup>1)</sup>					0.8	
V <sub>IH</sub>	Input high level voltage <sup>1)</sup>	TTL ports		2			
V <sub>hys</sub>	Schmitt trigger voltage hysteresis <sup>2)</sup>				400		mV
	Injected Current on PP2		Flash devices	0		+4	5
I <sub>INJ(PIN)</sub>			ROM devices			±4	
	Injected Current on any other I/O pin	$V_{DD} = 5V$			2	±4	mA
$\Sigma I_{\rm INJ(PIN)}^{3)}$	Total injected current (sum of all I/O and control pins) <sup>7)</sup>				,00	±25	
1	Input leakage current on robust pins	See "10-B	IT ADC CHARA	CTERISTIC	e 204		
Ikg	Input leakage current <sup>4)</sup>	$V_{SS} \leq V_{IN}$	$\leq V_{DD}$	20		±1	
۱ <sub>S</sub>	Static current consumption <sup>5)</sup>	Floating in	put mode	5	200		μΑ
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>6)</sup>	$V_{IN} = V_{SS}$	$V_{DD} = 5V$	50	90	250	kΩ
C <sub>IO</sub>	I/O pin capacitance		103		5		pF
t <sub>f(IO)out</sub>	Output high to low level fall time	$C_1 = 50 pF$			25		ne
t <sub>r(IO)out</sub>	Output low to high level rise time	Between 1	0% and 90%		20		115
t <sub>w(IT)in</sub>	External interrupt pulse time <sup>7)</sup>			1			t <sub>CPU</sub>

Notes:

1. Data based on characterization results, not tested in production.

2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested. 3. When the current limitation is not possible, the  $V_{IN}$  absolute maximum rating must be respected, otherwise refer to  $I_{INJ(PIN)}$  specification. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ . Refer to Section 12.2 on page 179 for more details.

4. Leakage could be higher than max. if negative current is injected on adjacent pins.

5. Configuration not recommended, all unused pins must be kept at a fixed voltage: Using the output mode of the I/O, for example, or an external pull-up or pull-down resistor (see Figure 103). Data based on design simulation and/or technology characteristics, not tested in production.

6. The R<sub>PU</sub> pull-up equivalent resistor is based on a resistive transistor (corresponding I<sub>PU</sub> current characteristics described in Figure 104).

7. To generate an external interrupt, a minimum pulse width must be applied on an I/O port pin configured as an external interrupt source.

#### **12.11 TIMER PERIPHERAL CHARACTERISTICS**

Subject to general operating conditions for  $V_{DD}, f_{OSC},$  and  $T_A$  unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output...).

#### 12.11.1 8-Bit PWM-ART Autoreload Timer

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
+	PWM resolution time		1			t <sub>CPU</sub>		
<sup>t</sup> res(PWM)	r www.resolution.time	f <sub>CPU</sub> = 8 MHz	125			ns		
f <sub>EXT</sub>	ART external clock frequency		0		f/2	MH7		
f <sub>PWM</sub>	PWM repetition rate				'CPU/~	SWILZ		
Res <sub>PWM</sub>	PWM resolution				8	bit		
V <sub>OS</sub>	PWM/DAC output step voltage	V <sub>DD</sub> = 5V, Res = 8-bits		20	N.	mV		
+	Timer clock period when internal	f 9 MH-7	1	-0	128	t <sub>CPU</sub>		
COUNTER	clock is selected		0.125	).125 16				
12.11.2 8	2.11.2 8-Bit Timer							

#### 12.11.2 8-Bit Timer

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>w(ICAP)in</sub>	Input capture pulse time	-5	1			tanu
t <sub>res(PWM)</sub>	PW/M resolution time	<b>O</b> Y	2			'CPU
		f <sub>CPU</sub> = 8 MHz	250			ns
f <sub>PWM</sub>	PWM repetition rate		0		f <sub>CPU</sub> /4	MHz
Res <sub>PWM</sub>	PWM resolution				8	bit
t <sub>COUNTER</sub>	Timor clock pariod	f = 8 MHz	2		8000	t <sub>CPU</sub>
	Timer clock period		0.250	250 1000		μs

### 12.11.3 16-Bit Timer

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
t <sub>w(ICAP)in</sub>	Input capture pulse time		1			tanu	
t <sub>res(PWM)</sub>	PW/M resolution time		2			'CPU	
		f <sub>CPU</sub> = 8 MHz	250			ns	
f <sub>EXT</sub>	Timer external clock frequency		0		f <sub>CPU</sub> /4	MHz	
f <sub>PWM</sub>	PWM repetition rate		0				
Res <sub>PWM</sub>	PWM resolution				16	bit	
t <sub>COUNTER</sub>	Timer clock period when internal clock is selected	f <sub>CPU</sub> = 8 MHz	2		8	t <sub>CPU</sub>	
			0.250		1	μs	

# **13 PACKAGE CHARACTERISTICS**

# **13.1 PACKAGE MECHANICAL DATA**









D:	mm			inches <sup>1)</sup>					
Dim.	Min	Тур	Мах	Min	Тур	Max			
Α			1.60			0.0630			
A1	0.05		0.15	0.0020		0.0059			
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571			
b	0.30	0.37	0.45	0.0118	0.0146	0.0177			
С	0.09		0.20	0.0035		0.0079			
D		12.00			0.4724				
D1		10.00			0.3937				
Е		12.00			0.4724				
E1		10.00			0.3937				
е		0.80			0.0315				
θ	0°	3.5°	7°	0°	3.5°	7°			
Г	0.45	0.60	0.75	0.0177	0.0236	0.0295			
L1		1.00			0.0394				
	Number of Pins								
Ν	44								
Note 1. Values in inches are converted from mm and rounded to 4 decimal digits.									

# **16 IMPORTANT NOTES**

#### **16.1 ALL DEVICES**

#### 16.1.1 RESET Pin Protection with LVD Enabled

As mentioned in note 2 below Figure 112 on page 199, when the LVD is enabled, it is recommended not to connect a pull-up resistor or capacitor. A 10nF pull-down capacitor is required to filter noise on the reset line.

# 16.1.2 Clearing Active Interrupts Outside Interrupt Routine

When an active interrupt request occurs at the same time as the related flag or interrupt mask is being cleared, the CC register may be corrupted.

#### Concurrent interrupt context

The symptom does not occur when the interrupts are handled normally, that is, when:

- The interrupt request is cleared (flag reset or interrupt mask) within its own interrupt routine
- The interrupt request is cleared (flag reset or interrupt mask) within any interrupt routine
- The interrupt request is cleared (flag reset or interrupt mask) in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

Perform SIM and RIM operation before and after resetting an active interrupt request

Example:

SIM

reset flag or interrupt mask

#### Nested interrupt context

The symptom does not occur when the interrupts are handled normally, that is, when:

- The interrupt request is cleared (flag reset or interrupt mask) within its own interrupt routine
- The interrupt request is cleared (flag reset or interrupt mask) within any interrupt routine with higher or identical priority level
- The interrupt request is cleared (flag reset or interrupt mask) in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

PUSH CC

SIM

reset flag or interrupt mask POP CC

#### 16.1.3 External Interrupt Missed

To avoid any risk of generating a parasitic interrupt, the edge detector is automatically disabled for one clock cycle during an access to either DDR and OR. Any input signal edge during this period will not be detected and will not generate an interrupt.

This case can typically occur if the application refreshes the port configuration registers at intervals during runtime.

#### Workaround

The workaround is based on software checking the level on the interrupt pin before and after writing to the PxOR or PxDDR registers. If there is a level change (depending on the sensitivity programmed for this pin) the interrupt routine is invoked using the call instruction with three extra PUSH instructions before executing the interrupt routine (this is to make the call compatible with the IRET instruction at the end of the interrupt service routine).

But detection of the level change does ensure that edge occurs during the critical 1 cycle duration and the interrupt has been missed. This may lead to occurrence of same interrupt twice (one hardware and another with software call).

To avoid this, a semaphore is set to '1' before checking the level change. The semaphore is changed to level '0' inside the interrupt routine. When a level change is detected, the semaphore status is checked and if it is '1' this means that the last interrupt has been missed. In this case, the interrupt routine is invoked with the call instruction.

There is another possible case, that is, if writing to PxOR or PxDDR is done with global interrupts disabled (interrupt mask bit set). In this case, the semaphore is changed to '1' when the level change is detected. Detecting a missed interrupt is done after the global interrupts are enabled (interrupt mask bit reset) and by checking the status of the semaphore. If it is '1' this means that the last interrupt was missed and the interrupt routine is invoked with the call instruction.

To implement the workaround, the following software sequence is to be followed for writing into the PxOR/PxDDR registers. The example is for Port PF1 with falling edge interrupt sensitivity. The

