

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	Cap Sense, POR, PWM, Temp Sensor, WDT
Number of I/O	13
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.154", 3.90mm Width)
Supplier Device Package	16-SOIC
Purchase URL	<a href="https://www.e-xfl.com/product-detail/silicon-labs/c8051f804-gs">https://www.e-xfl.com/product-detail/silicon-labs/c8051f804-gs</a>

---

## List of Tables

<b>1. System Overview</b>	
<b>2. Ordering Information</b>	
Table 2.1. Product Selection Guide .....	26
<b>3. Pin Definitions</b>	
Table 3.1. Pin Definitions for the C8051F80x-83x .....	28
<b>4. QFN-20 Package Specifications</b>	
Table 4.1. QFN-20 Package Dimensions .....	33
Table 4.2. QFN-20 PCB Land Pattern Dimensions .....	34
<b>5. QSOP-24 Package Specifications</b>	
Table 5.1. QSOP-24 Package Dimensions .....	35
Table 5.2. QSOP-24 PCB Land Pattern Dimensions .....	36
<b>6. SOIC-16 Package Specifications</b>	
Table 6.1. SOIC-16 Package Dimensions .....	37
Table 6.2. SOIC-16 PCB Land Pattern Dimensions .....	38
<b>7. Electrical Characteristics</b>	
Table 7.1. Absolute Maximum Ratings .....	39
Table 7.2. Global Electrical Characteristics .....	40
Table 7.3. Port I/O DC Electrical Characteristics .....	41
Table 7.4. Reset Electrical Characteristics .....	41
Table 7.5. Internal Voltage Regulator Electrical Characteristics .....	41
Table 7.6. Flash Electrical Characteristics .....	42
Table 7.7. Internal High-Frequency Oscillator Electrical Characteristics .....	42
Table 7.8. Capacitive Sense Electrical Characteristics .....	42
Table 7.9. ADC0 Electrical Characteristics .....	43
Table 7.10. Power Management Electrical Characteristics .....	44
Table 7.11. Temperature Sensor Electrical Characteristics .....	44
Table 7.12. Voltage Reference Electrical Characteristics .....	44
Table 7.13. Comparator Electrical Characteristics .....	45
<b>8. 10-Bit ADC (ADC0)</b>	
<b>9. Temperature Sensor</b>	
<b>10. Voltage and Ground Reference Options</b>	
<b>11. Voltage Regulator (REG0)</b>	
<b>12. Comparator0</b>	
<b>13. Capacitive Sense (CS0)</b>	
Table 13.1. Operation with Auto-scan and Accumulate .....	74
<b>14. CIP-51 Microcontroller</b>	
Table 14.1. CIP-51 Instruction Set Summary .....	84
<b>15. Memory Organization</b>	
<b>16. In-System Device Identification</b>	
<b>17. Special Function Registers</b>	
Table 17.1. Special Function Register (SFR) Memory Map .....	97
Table 17.2. Special Function Registers .....	98
<b>18. Interrupts</b>	

---

# C8051F80x-83x

---

SFR Definition 21.2. RSTSRC: Reset Source .....	128
SFR Definition 22.1. CLKSEL: Clock Select .....	130
SFR Definition 22.2. OSCICL: Internal H-F Oscillator Calibration .....	131
SFR Definition 22.3. OSCICN: Internal H-F Oscillator Control .....	132
SFR Definition 22.4. OSCXCN: External Oscillator Control .....	134
SFR Definition 23.1. XBR0: Port I/O Crossbar Register 0 .....	148
SFR Definition 23.2. XBR1: Port I/O Crossbar Register 1 .....	149
SFR Definition 23.3. P0MASK: Port 0 Mask Register .....	151
SFR Definition 23.4. P0MAT: Port 0 Match Register .....	151
SFR Definition 23.5. P1MASK: Port 1 Mask Register .....	152
SFR Definition 23.6. P1MAT: Port 1 Match Register .....	152
SFR Definition 23.7. P0: Port 0 .....	153
SFR Definition 23.8. P0MDIN: Port 0 Input Mode .....	154
SFR Definition 23.9. P0MDOUT: Port 0 Output Mode .....	154
SFR Definition 23.10. P0SKIP: Port 0 Skip .....	155
SFR Definition 23.11. P1: Port 1 .....	155
SFR Definition 23.12. P1MDIN: Port 1 Input Mode .....	156
SFR Definition 23.13. P1MDOUT: Port 1 Output Mode .....	156
SFR Definition 23.14. P1SKIP: Port 1 Skip .....	157
SFR Definition 23.15. P2: Port 2 .....	157
SFR Definition 23.16. P2MDOUT: Port 2 Output Mode .....	158
SFR Definition 24.1. CRC0CN: CRC0 Control .....	163
SFR Definition 24.2. CRC0IN: CRC Data Input .....	164
SFR Definition 24.3. CRC0DATA: CRC Data Output .....	164
SFR Definition 24.4. CRC0AUTO: CRC Automatic Control .....	165
SFR Definition 24.5. CRC0CNT: CRC Automatic Flash Sector Count .....	165
SFR Definition 24.6. CRC0FLIP: CRC Bit Flip .....	166
SFR Definition 25.1. SPI0CFG: SPI0 Configuration .....	174
SFR Definition 25.2. SPI0CN: SPI0 Control .....	175
SFR Definition 25.3. SPI0CKR: SPI0 Clock Rate .....	176
SFR Definition 25.4. SPI0DAT: SPI0 Data .....	176
SFR Definition 26.1. SMB0CF: SMBus Clock/Configuration .....	186
SFR Definition 26.2. SMB0CN: SMBus Control .....	188
SFR Definition 26.3. SMB0ADR: SMBus Slave Address .....	191
SFR Definition 26.4. SMB0ADM: SMBus Slave Address Mask .....	191
SFR Definition 26.5. SMB0DAT: SMBus Data .....	192
SFR Definition 27.1. SCON0: Serial Port 0 Control .....	206
SFR Definition 27.2. SBUF0: Serial (UART0) Port Data Buffer .....	207
SFR Definition 28.1. CKCON: Clock Control .....	210
SFR Definition 28.2. TCON: Timer Control .....	215
SFR Definition 28.3. TMOD: Timer Mode .....	216
SFR Definition 28.4. TL0: Timer 0 Low Byte .....	217
SFR Definition 28.5. TL1: Timer 1 Low Byte .....	217
SFR Definition 28.6. TH0: Timer 0 High Byte .....	218
SFR Definition 28.7. TH1: Timer 1 High Byte .....	218

---

# C8051F80x-83x




Figure 1.5. C8051F804, C8051F810, C8051F816, C8051F822 Block Diagram

---

## 2. Ordering Information

All C8051F80x-83x devices have the following features:

- 25 MIPS (Peak)
- Calibrated Internal Oscillator
- SMBus/I2C
- Enhanced SPI
- UART
- Programmable counter array (3 channels)
- 3 Timers (16-bit)
- 1 Comparator
- Pb-Free (RoHS compliant) package

In addition to the features listed above, each device in the C8051F80x-83x family has a set of features that vary across the product line. See Table 2.1 for a complete list of the unique feature sets for each device in the family.

### 3. Pin Definitions

Table 3.1. Pin Definitions for the C8051F80x-83x

Name	Pin QSOP-24	Pin QFN-20	Pin SOIC-16	Type	Description
GND	5	2	4		Ground. This ground connection is required. The center pad may optionally be connected to ground as well on the QFN-20 packages.
V <sub>DD</sub>	6	3	5		Power Supply Voltage.
RST/ C2CK	7	4	6	D I/O	Device Reset. Open-drain output of internal POR or V <sub>DD</sub> monitor. An external source can initiate a system reset by driving this pin low for at least 10 µs.
				D I/O	Clock signal for the C2 Debug Interface.
P2.0/ C2D	8	5	7	D I/O	Bi-directional data signal for the C2 Debug Interface. Shared with P2.0 on 20-pin packaging and P2.4 on 24-pin packaging.
				D I/O	Bi-directional data signal for the C2 Debug Interface. Shared with P2.0 on 20-pin packaging and P2.4 on 24-pin packaging.
P0.0/ VREF	4	1	3	D I/O or A In	Port 0.0.
				A In	External VREF input.
P0.1	3	20	2	D I/O or A In	Port 0.1.
P0.2/ XTAL1	2	19	1	D I/O or A In	Port 0.2.
				A In	External Clock Input. This pin is the external oscillator return for a crystal or resonator.
P0.3/ XTAL2	23	18	16	D I/O or A In	Port 0.3.
				A I/O or D In	External Clock Output. For an external crystal or resonator, this pin is the excitation driver. This pin is the external clock input for CMOS, capacitor, or RC oscillator configurations.
P0.4	22	17	15	D I/O or A In	Port 0.4.

# C8051F80x-83x





Figure 3.2. QSOP-24 Pinout Diagram (Top View)

## 6. SOIC-16 Package Specifications



**Figure 6.1. SOIC-16 Package Drawing**

**Table 6.1. SOIC-16 Package Dimensions**


Dimension	Min	Nom	Max
A	—		1.75
A1	0.10		0.25
A2	1.25		—
b	0.31		0.51
c	0.17		0.25
D		9.90 BSC	
E		6.00 BSC	
E1		3.90 BSC	
e		1.27 BSC	

**Notes:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# C8051F80x-83x


---



**Figure 9.2. Temperature Sensor Error with 1-Point Calibration at 0 °C**

## 12.1. Comparator Multiplexer

C8051F80x-83x devices include an analog input multiplexer to connect Port I/O pins to the comparator inputs. The Comparator0 inputs are selected in the CPT0MX register (SFR Definition 12.3). The CMX0P3–CMX0P0 bits select the Comparator0 positive input; the CMX0N3–CMX0N0 bits select the Comparator0 negative input. **Important Note About Comparator Inputs:** The Port pins selected as comparator inputs should be configured as analog inputs in their associated Port configuration register, and configured to be skipped by the Crossbar (for details on Port configuration, see Section “23.6. Special Function Registers for Accessing and Configuring Port I/O” on page 152).



**Figure 12.3. Comparator Input Multiplexer Block Diagram**

# C8051F80x-83x

## 13.5. CS0 Conversion Accumulator

CS0 can be configured to accumulate multiple conversions on an input channel. The number of samples to be accumulated is configured using the CS0ACU2:0 bits (CS0CF2:0). The accumulator can accumulate 1, 4, 8, 16, 32, or 64 samples. After the defined number of samples have been accumulated, the result is converted to a 16-bit value by dividing the 22-bit accumulator by either 1, 4, 8, 16, 32, or 64 (depending on the CS0ACU[2:0] setting) and copied to the CS0DH:CS0DL SFRs.

**Table 13.1. Operation with Auto-scan and Accumulate**

Auto-Scan Enabled	Accumulator Enabled	CS0 Conversion Complete Interrupt Behavior	CS0 Greater Than Interrupt Behavior	CS0MX Behavior
N	N	CS0INT Interrupt serviced after 1 conversion completes	Interrupt serviced after 1 conversion completes if value in CS0DH:CS0DL is greater than CS0THH:CS0THL	CS0MX unchanged.
N	Y	CS0INT Interrupt serviced after <i>M</i> conversions complete	Interrupt serviced after <i>M</i> conversions complete if value in 16-bit accumulator is greater than CS0THH:CS0THL	CS0MX unchanged.
Y	N	CS0INT Interrupt serviced after 1 conversion completes	Interrupt serviced after conversion completes if value in CS0DH:CS0DL is greater than CS0THH:CS0THL; Auto-Scan stopped	If greater-than comparator detects conversion value is greater than CS0THH:CS0THL, CMUX0 is left unchanged; otherwise, CMUX0 updates to the next channel (CS0MX + 1) and wraps back to CS0SS after passing CS0SE
Y	Y	CS0INT Interrupt serviced after <i>M</i> conversions complete	Interrupt serviced after <i>M</i> conversions complete if value in 16-bit accumulator is greater than CS0THH:CS0THL; Auto-Scan stopped	If greater-than comparator detects conversion value is greater than CS0THH:CS0THL, CS0MX is left unchanged; otherwise, CS0MX updates to the next channel (CS0MX + 1) and wraps back to CS0SS after passing CS0SE

**M = Accumulator setting (1x, 4x, 8x, 16x, 32x, 64x)**

**Table 14.1. CIP-51 Instruction Set Summary (Continued)**

Mnemonic	Description	Bytes	Clock Cycles
ANL C, bit	AND direct bit to Carry	2	2
ANL C, /bit	AND complement of direct bit to Carry	2	2
ORL C, bit	OR direct bit to carry	2	2
ORL C, /bit	OR complement of direct bit to Carry	2	2
MOV C, bit	Move direct bit to Carry	2	2
MOV bit, C	Move Carry to direct bit	2	2
JC rel	Jump if Carry is set	2	2/3
JNC rel	Jump if Carry is not set	2	2/3
JB bit, rel	Jump if direct bit is set	3	3/4
JNB bit, rel	Jump if direct bit is not set	3	3/4
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4
<b>Program Branching</b>			
ACALL addr11	Absolute subroutine call	2	3
LCALL addr16	Long subroutine call	3	4
RET	Return from subroutine	1	5
RETI	Return from interrupt	1	5
AJMP addr11	Absolute jump	2	3
LJMP addr16	Long jump	3	4
SJMP rel	Short jump (relative address)	2	3
JMP @A+DPTR	Jump indirect relative to DPTR	1	3
JZ rel	Jump if A equals zero	2	2/3
JNZ rel	Jump if A does not equal zero	2	2/3
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	4/5
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4
NOP	No operation	1	1

# C8051F80x-83x

---

## SFR Definition 14.3. SP: Stack Pointer

---

Bit	7	6	5	4	3	2	1	0
Name	SP[7:0]							
Type	R/W							
Reset	0	0	0	0	0	1	1	1

SFR Address = 0x81

Bit	Name	Function
7:0	SP[7:0]	<b>Stack Pointer.</b> The Stack Pointer holds the location of the top of the stack. The stack pointer is incremented before every PUSH operation. The SP register defaults to 0x07 after reset.

---

## SFR Definition 14.4. ACC: Accumulator

---

Bit	7	6	5	4	3	2	1	0
Name	ACC[7:0]							
Type	R/W							
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xE0; Bit-Addressable

Bit	Name	Function
7:0	ACC[7:0]	<b>Accumulator.</b> This register is the accumulator for arithmetic operations.

**Table 17.2. Special Function Registers (Continued)**

SFRs are listed in alphabetical order. All undefined SFR locations are reserved

Register	Address	Description	Page
<b>CS0CF</b>	0x9E	CS0 Configuration	76
<b>CS0MX</b>	0x9C	CS0 Mux	81
<b>CS0SE</b>	0xBA	Auto Scan End Channel	78
<b>CS0SS</b>	0xB9	Auto Scan Start Channel	78
<b>DERIVID</b>	0xAD	Derivative Identification	96
<b>DPH</b>	0x83	Data Pointer High	88
<b>DPL</b>	0x82	Data Pointer Low	88
<b>EIE1</b>	0xE6	Extended Interrupt Enable 1	107
<b>EIE2</b>	0xE7	Extended Interrupt Enable 2	108
<b>EIP1</b>	0xF3	Extended Interrupt Priority 1	109
<b>EIP2</b>	0xF4	Extended Interrupt Priority 2	110
<b>FLKEY</b>	0xB7	Flash Lock And Key	119
<b>HWID</b>	0xB5	Hardware Identification	95
<b>IE</b>	0xA8	Interrupt Enable	105
<b>IP</b>	0xB8	Interrupt Priority	106
<b>IT01CF</b>	0xE4	INT0/INT1 Configuration	112
<b>OSCICL</b>	0xB3	Internal Oscillator Calibration	131
<b>OSCICN</b>	0xB2	Internal Oscillator Control	132
<b>OSCXCN</b>	0xB1	External Oscillator Control	134
<b>P0</b>	0x80	Port 0 Latch	153
<b>P0MASK</b>	0xFE	Port 0 Mask	151
<b>P0MAT</b>	0xFD	Port 0 Match	151
<b>P0MDIN</b>	0xF1	Port 0 Input Mode Configuration	154
<b>P0MDOUT</b>	0xA4	Port 0 Output Mode Configuration	154
<b>P0SKIP</b>	0xD4	Port 0 Skip	155
<b>P1</b>	0x90	Port 1 Latch	155
<b>P1MASK</b>	0xEE	P0 Mask	152

---

## SFR Definition 18.6. EIP2: Extended Interrupt Priority 2

---

Bit	7	6	5	4	3	2	1	0
Name	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	PSCGRT	PSCCPT
Type	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xF4

Bit	Name	Function
7:2	Reserved	
1	PSCGRT	<b>Capacitive Sense Greater Than Comparator Priority Control.</b> This bit sets the priority of the Capacitive Sense Greater Than Comparator interrupt. 0: CS0 Greater Than Comparator interrupt set to low priority level. 1: CS0 Greater Than Comparator set to high priority level.
0	PSCCPT	<b>Capacitive Sense Conversion Complete Priority Control.</b> This bit sets the priority of the Capacitive Sense Conversion Complete interrupt. 0: CS0 Conversion Complete set to low priority level. 1: CS0 Conversion Complete set to high priority level.

## 21.2. Power-Fail Reset / V<sub>DD</sub> Monitor

When a power-down transition or power irregularity causes V<sub>DD</sub> to drop below V<sub>RST</sub>, the power supply monitor will drive the RST pin low and hold the CIP-51 in a reset state (see Figure 21.2). When V<sub>DD</sub> returns to a level above V<sub>RST</sub>, the CIP-51 will be released from the reset state. Even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if V<sub>DD</sub> dropped below the level required for data retention. If the PORSF flag reads 1, the data may no longer be valid. The V<sub>DD</sub> monitor is enabled and selected as a reset source after power-on resets. Its defined state (enabled/disabled) is not altered by any other reset source. For example, if the V<sub>DD</sub> monitor is disabled by code and a software reset is performed, the V<sub>DD</sub> monitor will still be disabled after the reset.

**Important Note:** If the V<sub>DD</sub> monitor is being turned on from a disabled state, it should be enabled before it is selected as a reset source. Selecting the V<sub>DD</sub> monitor as a reset source before it is enabled and stabilized may cause a system reset. In some applications, this reset may be undesirable. If this is not desirable in the application, a delay should be introduced between enabling the monitor and selecting it as a reset source. The procedure for enabling the V<sub>DD</sub> monitor and configuring it as a reset source from a disabled state is shown below:

1. Enable the V<sub>DD</sub> monitor (VDMEN bit in VDM0CN = 1).
2. If necessary, wait for the V<sub>DD</sub> monitor to stabilize.
3. Select the V<sub>DD</sub> monitor as a reset source (PORSF bit in RSTSRC = 1).

See Figure 21.2 for V<sub>DD</sub> monitor timing; note that the power-on-reset delay is not incurred after a V<sub>DD</sub> monitor reset. See Section “7. Electrical Characteristics” on page 39 for complete electrical characteristics of the V<sub>DD</sub> monitor.

# C8051F80x-83x

Port	P0								P1								P2
Pin Number	0	1	2	3	4	5	6	7	0	1	2	3	4 <sup>1</sup>	5 <sup>1</sup>	6 <sup>1</sup>	7 <sup>1</sup>	0
Special Function Signals	VREF	AGND	XTAL1	XTAL2			CNVSTR										
TX0																	
RX0																	
SCK	■																
MISO		■															
MOSI			■														
NSS <sup>2</sup>				■													
SDA																	
SCL																	
CP0																	
CP0A																	
SYSCLK																	
CEX0							■										
CEX1								■									
CEX2									■								
ECI																	
T0																	
T1																	
Pin Skip Settings	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	P0SKIP								P1SKIP								

Signal Unavailable to Crossbar

In this example, the crossbar is configured to assign the UART TX0 and RX0 signals, the SPI signals, and the PCA signals. Note that the SPI signals are assigned as multiple signals, and there are no pins skipped using the P0SKIP or P1SKIP registers.

■ These boxes represent the port pins which are used by the peripherals in this configuration.

1<sup>st</sup> TX0 is assigned to P0.4

2<sup>nd</sup> RX0 is assigned to P0.5

3<sup>rd</sup> SCK, MISO, MOSI, and NSS are assigned to P0.0, P0.1, P0.2, and P0.3, respectively.

4<sup>th</sup> CEX0, CEX1, and CEX2 are assigned to P0.6, P0.7, and P1.0, respectively.

All unassigned pins can be used as GPIO or for other non-crossbar functions.

Notes:

1. P1.4-P1.7 are not available on 16-pin packages.
2. NSS is only pinned out when the SPI is in 4-wire mode.

**Figure 23.5. Priority Crossbar Decoder Example 1—No Skipped Pins**

# C8051F80x-83x

---

## SFR Definition 23.10. P0SKIP: Port 0 Skip

---

Bit	7	6	5	4	3	2	1	0
Name	P0SKIP[7:0]							
Type	R/W							
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xD4

Bit	Name	Function
7:0	P0SKIP[7:0]	<b>Port 0 Crossbar Skip Enable Bits.</b> These bits select Port 0 pins to be skipped by the Crossbar Decoder. Port pins used for analog, special functions or GPIO should be skipped by the Crossbar. 0: Corresponding P0.n pin is not skipped by the Crossbar. 1: Corresponding P0.n pin is skipped by the Crossbar.

---

## SFR Definition 23.11. P1: Port 1

---

Bit	7	6	5	4	3	2	1	0
Name	P1[7:0]							
Type	R/W							
Reset	1	1	1	1	1	1	1	1

SFR Address = 0x90; Bit-Addressable

Bit	Name	Description	Write	Read
7:0	P1[7:0]	<b>Port 1 Data.</b> Sets the Port latch logic value or reads the Port pin logic state in Port cells configured for digital I/O. <b>Note:</b> P1.4–P1.7 are not available on 16-pin packages.	0: Set output latch to logic LOW. 1: Set output latch to logic HIGH.	0: P1.n Port pin is logic LOW. 1: P1.n Port pin is logic HIGH.

## 24.3. Preparing for a CRC Calculation

To prepare CRC0 for a CRC calculation, software should select the desired polynomial and set the initial value of the result. Two polynomials are available: 0x1021 (16-bit) and 0x04C11DB7 (32-bit). The CRC0 result may be initialized to one of two values: 0x00000000 or 0xFFFFFFFF. The following steps can be used to initialize CRC0.

1. Select a polynomial (Set CRC0SEL to 0 for 32-bit or 1 for 16-bit).
2. Select the initial result value (Set CRC0VAL to 0 for 0x00000000 or 1 for 0xFFFFFFFF).
3. Set the result to its initial value (Write 1 to CRC0INIT).

## 24.4. Performing a CRC Calculation

Once CRC0 is initialized, the input data stream is sequentially written to CRC0IN, one byte at a time. The CRC0 result is automatically updated after each byte is written. The CRC engine may also be configured to automatically perform a CRC on one or more Flash sectors. The following steps can be used to automatically perform a CRC on Flash memory.


1. Prepare CRC0 for a CRC calculation as shown above.
2. Write the index of the starting page to CRC0AUTO.
3. Set the AUTOEN bit in CRC0AUTO.
4. Write the number of Flash sectors to perform in the CRC calculation to CRC0CNT.

**Note:** Each Flash sector is 512 bytes.

5. Write any value to CRC0CN (or OR its contents with 0x00) to initiate the CRC calculation. The CPU will not execute code any additional code until the CRC operation completes.
6. Clear the AUTOEN bit in CRC0AUTO.
7. Read the CRC result using the procedure below.

## 24.5. Accessing the CRC0 Result

The internal CRC0 result is 32-bits (CRC0SEL = 0b) or 16-bits (CRC0SEL = 1b). The CRC0PNT bits select the byte that is targeted by read and write operations on CRC0DAT and increment after each read or write. The calculation result will remain in the internal CR0 result register until it is set, overwritten, or additional data is written to CRC0IN.



**Figure 28.1. T0 Mode 0 Block Diagram**

### 28.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.

### 28.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 in the TCON register is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 in the TMOD register is logic 0 or when the input signal INT0 is active as defined by bit IN0PL in register IT01CF (see Section “18.3. INT0 and INT1 External Interrupts” on page 111 for details on the external input signals INT0 and INT1).

# C8051F80x-83x

---

## C2 Register Definition 30.2. DEVICEID: C2 Device ID

---

Bit	7	6	5	4	3	2	1	0
Name	DEVICEID[7:0]							
Type	R/W							
Reset	1	1	1	0	0	0	0	1

C2 Address: 0x00

Bit	Name	Function
7:0	DEVICEID[7:0]	<b>Device ID.</b> This read-only register returns the 8-bit device ID: 0x23 (C8051F80x-83x).

---

## C2 Register Definition 30.3. REVID: C2 Revision ID

---

Bit	7	6	5	4	3	2	1	0
Name	REVID[7:0]							
Type	R/W							
Reset	Varies	Varies	Varies	Varies	Varies	Varies	Varies	Varies

C2 Address: 0x01

Bit	Name	Function
7:0	REVID[7:0]	<b>Revision ID.</b> This read-only register returns the 8-bit revision ID. For example: 0x00 = Revision A.