



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Not For New Designs |
|----------------------------|---|
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 25MHz |
| Connectivity | SMBus (2-Wire/I²C), SPI, UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 17 |
| Program Memory Size | 8KB (8K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-VFQFN Exposed Pad |
| Supplier Device Package | 20-QFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/c8051f820-gmr |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| 26.4.4. Data Register | 192 |
|---|------------|
| 26.5. SMBus Transfer Modes | 193 |
| 26.5.1. Write Sequence (Master) | 193 |
| 26.5.2. Read Sequence (Master) | 194 |
| 26.5.3. Write Sequence (Slave) | 195 |
| 26.5.4. Read Sequence (Slave) | 196 |
| 26.6. SMBus Status Decoding | 196 |
| 27. UART0 | 201 |
| 27.1. Enhanced Baud Rate Generation | 202 |
| 27.2. Operational Modes | 203 |
| 27.2.1. 8-Bit UART | 203 |
| 27.2.2. 9-Bit UART | 204 |
| 27.3. Multiprocessor Communications | 205 |
| 28. Timers | 209 |
| 28.1. Timer 0 and Timer 1 | 211 |
| 28.1.1. Mode 0: 13-bit Counter/Timer | 211 |
| 28.1.2. Mode 1: 16-bit Counter/Timer | 212 |
| 28.1.3 Mode 2: 8-bit Counter/Timer with Auto-Reload | 212 |
| 28.1.4 Mode 3: Two 8-bit Counter/Timers (Timer 0 Only) | 213 |
| 28.2 Timer 2 | 219 |
| 28.2.1 16-bit Timer with Auto-Reload | 219 |
| 28.2.2.8-bit Timers with Auto-Reload | 220 |
| 29 Programmable Counter Array | 225 |
| 29.1 PCA Counter/Timer | 226 |
| 29.2 PCA0 Interrupt Sources | 220 |
| 29.2. 1 OAU Interrupt Sources | 221 |
| 29.3. Capture/Compare Modules | 220 |
| 29.3.1. Edge-Thygered Capture Mode | 220 |
| 29.3.2. Software Timer (Compare) Mode | 230 |
| 29.3.3. High-Speed Output Mode | 201 |
| 29.3.4. Frequency Output Mode | 232 |
| 29.3.5. 6-bit through 15-bit Pulse Width Modulator Modes | 202 |
| 29.3.5.1. O-bit Fulse Width Modulator Mode | 200 |
| 29.3.5.2. 9-bit through 15-bit Pulse Width Modulator Mode | 204 |
| 29.3.0. TO-Bit Fulse Width Modulator Mode | 200 |
| 29.4. Walchdog Timer Operation | 230 |
| 29.4.1. Watchdog Timer Upgra | 230 |
| 29.4.2. Walchoog Timer Usage | 231 |
| 29.5. Register Descriptions for PCAU | 231 |
| 30. 62 Interface | 244 |
| | 244 047 |
| 30.2. CZCK Pin Sharing | 24/ |
| Document Change List | 248 |
| Contact Information | 250 |



| Part Number | Digital Port I/Os | Capacitive Sense Channels | Flash Memory (kB) | RAM (Bytes) | 10-bit 500 ksps ADC | ADC Channels | Temperature Sensor | Package (RoHS) |
|---|----------------------|------------------------------|-------------------------|----------------|---------------------------|-----------------|-----------------------|----------------|
| C8051F821-GS | 13 | 12 | 8 | 512 | — | | — | SOIC-16 |
| C8051F822-GS | 13 | 8 | 8 | 512 | — | — | | SOIC-16 |
| C8051F823-GS | 13 | _ | 8 | 512 | — | — | | SOIC-16 |
| C8051F824-GS | 13 | 12 | 8 | 256 | \checkmark | 12 | \checkmark | SOIC-16 |
| C8051F825-GS | 13 | 8 | 8 | 256 | \checkmark | 12 | ~ | SOIC-16 |
| C8051F826-GS | 13 | _ | 8 | 256 | \checkmark | 12 | \checkmark | SOIC-16 |
| C8051F827-GS | 13 | 12 | 8 | 256 | — | | | SOIC-16 |
| C8051F828-GS | 13 | 8 | 8 | 256 | — | | | SOIC-16 |
| C8051F829-GS | 13 | _ | 8 | 256 | — | | | SOIC-16 |
| C8051F830-GS | 13 | 12 | 4 | 256 | \checkmark | 12 | \checkmark | SOIC-16 |
| C8051F831-GS | 13 | 8 | 4 | 256 | \checkmark | 12 | \checkmark | SOIC-16 |
| C8051F832-GS | 13 | _ | 4 | 256 | \checkmark | 12 | \checkmark | SOIC-16 |
| C8051F833-GS | 13 | 12 | 4 | 256 | — | | | SOIC-16 |
| C8051F834-GS | 13 | 8 | 4 | 256 | — | | — | SOIC-16 |
| C8051F835-GS | 13 | — | 4 | 256 | — | — | — | SOIC-16 |
| Lead finish material on all devices is 100% matte tin (Sn). | | | | | | | | |

Table 2.1. Product Selection Guide (Continued)





Figure 6.2. SOIC-16 PCB Land Pattern

Table 6.2. SOIC-16 PCB Land Pattern Dimensions

| Dimension | Feature | (mm) |
|-----------|--------------------|------|
| C1 | Pad Column Spacing | 5.40 |
| E | Pad Row Pitch | 1.27 |
| X1 | Pad Width | 0.60 |
| Y1 | Pad Length | 1.55 |

Notes:

General

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion).

3. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.



Table 7.6. Flash Electrical Characteristics

| Parameter | Conditions | Min | Тур | Max | Units | |
|--|---------------------------------------|-------|-------|-----|--------|--|
| Flash Size (Note 1) | C8051F80x and C8051F810/1 | | 16384 | 1 | bytes | |
| | C8051F812/3/4/5/6/7/8/9 and C8051F82x | | 8192 | | bytes | |
| | C8051F830/1/2/3/4/5 | | 4096 | | bytes | |
| Endurance (Erase/Write) | | 10000 | — | | cycles | |
| Erase Cycle Time | 25 MHz Clock | 15 | 20 | 26 | ms | |
| Write Cycle Time | 25 MHz Clock | 15 | 20 | 26 | μs | |
| Clock Speed during Flash Write/Erase Operations | | 1 | — | — | MHz | |
| Note: Includes Security Lock Byte. | | | | | | |

Table 7.7. Internal High-Frequency Oscillator Electrical Characteristics

 V_{DD} = 1.8 to 3.6 V; T_A = -40 to +85 °C unless otherwise specified. Use factory-calibrated settings.

| Parameter | Conditions | Min | Тур | Мах | Units |
|---------------------------|---------------------------------|-----|------|-----|-------|
| Oscillator Frequency | IFCN = 11b | 24 | 24.5 | 25 | MHz |
| Oscillator Supply Current | 25 °C, V _{DD} = 3.0 V, | _ | 350 | 650 | μA |
| | OSCICN.7 = 1, | | | | |
| | OCSICN.5 = 0 | | | | |

Table 7.8. Capacitive Sense Electrical Characteristics

 V_{DD} = 1.8 to 3.6 V; T_A = -40 to +85 °C unless otherwise specified.

| Parameter | Conditions | Min | Тур | Max | Units |
|---------------------------------|--|-----|-----|-----|-------|
| Conversion Time | Single Conversion | 26 | 38 | 50 | μs |
| Capacitance per Code | | — | 1 | — | fF |
| External Capacitive Load | | — | — | 45 | pF |
| Quantization Noise ¹ | RMS | — | 3 | _ | fF |
| | Peak-to-Peak | — | 20 | — | fF |
| Supply Current | CS module bias current, 25 °C | — | 40 | 60 | μA |
| | CS module alone, maximum code output, 25 °C | — | 75 | 105 | μA |
| | Wake-on-CS Threshold ² , 25 °C | — | 150 | 165 | μA |

Notes:

1. RMS Noise is equivalent to one standard deviation. Peak-to-peak noise encompasses ±3.3 standard deviations.

2. Includes only current from regulator, CS module, and MCU in suspend mode.



10. Voltage and Ground Reference Options

The voltage reference MUX is configurable to use an externally connected voltage reference, the on-chip voltage reference, or one of two power supply voltages (see Figure 10.1). The ground reference MUX allows the ground reference for ADC0 to be selected between the ground pin (GND) or a port pin dedicated to analog ground (P0.1/AGND).

The voltage and ground reference options are configured using the REF0CN SFR described on page 62. Electrical specifications are can be found in the Electrical Specifications Chapter.

Important Note About the V_{REF} and AGND Inputs: Port pins are used as the external V_{REF} and AGND inputs. When using an external voltage reference, P0.0/VREF should be configured as an analog input and skipped by the Digital Crossbar. When using AGND as the ground reference to ADC0, P0.1/AGND should be configured as an analog input and skipped by the Digital Crossbar. Refer to Section "23. Port Input/Output" on page 138 for complete Port I/O configuration details. The external reference voltage must be within the range $0 \le V_{REF} \le V_{DD}$ and the external ground reference must be at the same DC voltage potential as GND.



Figure 10.1. Voltage Reference Functional Block Diagram



13. Capacitive Sense (CS0)

The Capacitive Sense subsystem included on the C8051F800/1/3/4/6/7/9, C8051F810/2/3/5/6/8/9, C8051F821/2/4/5/7/8, C8051F830/1/3/4 uses a capacitance-to-digital circuit to determine the capacitance on a port pin. The module can take measurements from different port pins using the module's analog multiplexer. The multiplexer supports up to 16 channels. See SFR Definition 13.9. "CSOMX: Capacitive Sense Mux Channel Select" on page 81 for channel availability for specific part numbers. The module is enabled only when the CS0EN bit (CS0CN) is set to 1. Otherwise the module is in a low-power shutdown state. The module can be configured to take measurements on one port pin or a group of port pins, using auto-scan. An accumulator can be configured to accumulate multiple conversions on an input channel. Interrupts can be generated when CS0 completes a conversion or when the measured value crosses a threshold defined in CS0THH:L.







13.5. CS0 Conversion Accumulator

CS0 can be configured to accumulate multiple conversions on an input channel. The number of samples to be accumulated is configured using the CS0ACU2:0 bits (CS0CF2:0). The accumulator can accumulate 1, 4, 8, 16, 32, or 64 samples. After the defined number of samples have been accumulated, the result is converted to a 16-bit value by dividing the 22-bit accumulator by either 1, 4, 8, 16, 32, or 64 (depending on the CS0ACU[2:0] setting) and copied to the CS0DH:CS0DL SFRs.

| Auto-Scan Enabled | Accumulator Enabled | CS0 Conversion Complete Interrupt Behavior | CS0 Greater Than Interrupt Behavior | CS0MX Behavior | | | | |
|-------------------|---|--|--|---|--|--|--|--|
| N | N | CS0INT Interrupt serviced after 1 conversion com- pletes | Interrupt serviced after 1 con- version completes if value in CS0DH:CS0DL is greater than CS0THH:CS0THL | CS0MX unchanged. | | | | |
| N | Y | CS0INT Interrupt serviced after <i>M</i> conversions com- plete | Interrupt serviced after <i>M</i> conversions complete if value in 16-bit accumulator is greater than CS0THH:CS0THL | CS0MX unchanged. | | | | |
| Y | N | CS0INT Interrupt serviced after 1 conversion com- pletes | Interrupt serviced after con- version completes if value in CS0DH:CS0DL is greater than CS0THH:CS0THL; Auto-Scan stopped | If greater-than comparator detects conver- sion value is greater than CS0THH:CS0THL, CMUX0 is left unchanged; otherwise, CMUX0 updates to the next channel (CS0MX + 1) and wraps back to CS0SS after passing CS0SE | | | | |
| Y | Y | CS0INT Interrupt serviced after <i>M</i> conversions com- plete | Interrupt serviced after <i>M</i> conversions complete if value in 16-bit accumulator is greater than CS0THH:CS0THL; Auto-Scan stopped | If greater-than comparator detects conver- sion value is greater than CS0THH:CS0THL, CS0MX is left unchanged; otherwise, CS0MX updates to the next channel (CS0MX + 1) and wraps back to CS0SS after passing CS0SE | | | | |
| | M = Accumulator setting (1x, 4x, 8x, 16x, 32x, 64x) | | | | | | | |

 Table 13.1. Operation with Auto-scan and Accumulate



SFR Definition 13.3. CS0DH: Capacitive Sense Data High Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|---|---|---|---|---|---|---|
| Name | CS0DH[7:0] | | | | | | | |
| Туре | R | R | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0xAC

| Bit | Name | Description |
|-----|-------|--|
| 7:0 | CS0DH | CS0 Data High Byte. |
| | | Stores the high byte of the last completed 16-bit Capacitive Sense conversion. |

SFR Definition 13.4. CS0DL: Capacitive Sense Data Low Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------------|---|---|---|---|---|---|---|
| Name | e CS0DL[7:0] | | | | | | | |
| Туре | R | R | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0xAB

| Bit | Name | Description |
|-----|-------|---|
| 7:0 | CS0DL | CS0 Data Low Byte. |
| | | Stores the low byte of the last completed 16-bit Capacitive Sense conversion. |





13.6. Capacitive Sense Multiplexer

The input multiplexer can be controlled through two methods. The CSOMX register can be written to through firmware, or the register can be configured automatically using the modules auto-scan functionality (see "13.3. Automatic Scanning").



Figure 13.3. CS0 Multiplexer Block Diagram



| Mnemonic | Description | Bytes | Clock Cycles |
|----------------------|--|-------|-----------------|
| XRL direct, #data | Exclusive-OR immediate to direct byte | 3 | 3 |
| CLR A | Clear A | 1 | 1 |
| CPL A | Complement A | 1 | 1 |
| RL A | Rotate A left | 1 | 1 |
| RLC A | Rotate A left through Carry | 1 | 1 |
| RR A | Rotate A right | 1 | 1 |
| RRC A | Rotate A right through Carry | 1 | 1 |
| SWAP A | Swap nibbles of A | 1 | 1 |
| Data Transfer | | | |
| MOV A, Rn | Move Register to A | 1 | 1 |
| MOV A, direct | Move direct byte to A | 2 | 2 |
| MOV A, @Ri | Move indirect RAM to A | 1 | 2 |
| MOV A, #data | Move immediate to A | 2 | 2 |
| MOV Rn, A | Move A to Register | 1 | 1 |
| MOV Rn, direct | Move direct byte to Register | 2 | 2 |
| MOV Rn, #data | Move immediate to Register | 2 | 2 |
| MOV direct, A | Move A to direct byte | 2 | 2 |
| MOV direct, Rn | Move Register to direct byte | 2 | 2 |
| MOV direct, direct | Move direct byte to direct byte | 3 | 3 |
| MOV direct, @Ri | Move indirect RAM to direct byte | 2 | 2 |
| MOV direct, #data | Move immediate to direct byte | 3 | 3 |
| MOV @Ri, A | Move A to indirect RAM | 1 | 2 |
| MOV @Ri, direct | Move direct byte to indirect RAM | 2 | 2 |
| MOV @Ri, #data | Move immediate to indirect RAM | 2 | 2 |
| MOV DPTR, #data16 | Load DPTR with 16-bit constant | 3 | 3 |
| MOVC A, @A+DPTR | Move code byte relative DPTR to A | 1 | 3 |
| MOVC A, @A+PC | Move code byte relative PC to A | 1 | 3 |
| MOVX A, @Ri | Move external data (8-bit address) to A | 1 | 3 |
| MOVX @Ri, A | Move A to external data (8-bit address) | 1 | 3 |
| MOVX A, @DPTR | Move external data (16-bit address) to A | 1 | 3 |
| MOVX @DPTR, A | Move A to external data (16-bit address) | 1 | 3 |
| PUSH direct | Push direct byte onto stack | 2 | 2 |
| POP direct | Pop direct byte from stack | 2 | 2 |
| XCH A, Rn | Exchange Register with A | 1 | 1 |
| XCH A, direct | Exchange direct byte with A | 2 | 2 |
| XCH A, @Ri | Exchange indirect RAM with A | 1 | 2 |
| XCHD A, @Ri | Exchange low nibble of indirect RAM with A | 1 | 2 |
| Boolean Manipulation | | | |
| CLR C | Clear Carry | 1 | 1 |
| CLR bit | Clear direct bit | 2 | 2 |
| SETB C | Set Carry | 1 | 1 |
| SETB bit | Set direct bit | 2 | 2 |
| CPL C | Complement Carry | 1 | 1 |
| CPL bit | Complement direct bit | 2 | 2 |

 Table 14.1. CIP-51 Instruction Set Summary (Continued)



| Interrupt Source | Interrupt Vector | Priority Order | Pending Flag | Bit addressable? | Cleared by HW? | Enable Flag | Priority Control |
|--------------------------------|---------------------|-------------------|--|------------------|----------------|--------------------|---------------------|
| Reset | 0x0000 | Тор | None | N/A | N/A | Always Enabled | Always Highest |
| External Interrupt 0 (INT0) | 0x0003 | 0 | IE0 (TCON.1) | Y | Y | EX0 (IE.0) | PX0 (IP.0) |
| Timer 0 Overflow | 0x000B | 1 | TF0 (TCON.5) | Y | Y | ET0 (IE.1) | PT0 (IP.1) |
| External Interrupt 1 (INT1) | 0x0013 | 2 | IE1 (TCON.3) | Y | Y | EX1 (IE.2) | PX1 (IP.2) |
| Timer 1 Overflow | 0x001B | 3 | TF1 (TCON.7) | Y | Y | ET1 (IE.3) | PT1 (IP.3) |
| UART0 | 0x0023 | 4 | RI0 (SCON0.0) TI0 (SCON0.1) | Y | N | ES0 (IE.4) | PS0 (IP.4) |
| Timer 2 Overflow | 0x002B | 5 | TF2H (TMR2CN.7) TF2L (TMR2CN.6) | Y | N | ET2 (IE.5) | PT2 (IP.5) |
| SPI0 | 0x0033 | 6 | SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4) | Y | | ESPI0 (IE.6) | PSPI0 (IP.6) |
| SMB0 | 0x003B | 7 | SI (SMB0CN.0) | Y | N | ESMB0 (EIE1.0) | PSMB0 (EIP1.0) |
| Port Match | 0x0043 | 8 | None | N/A | N/A | EMAT (EIE1.1) | PMAT (EIP1.1) |
| ADC0 Window Compare | 0x004B | 9 | AD0WINT (ADC0CN.3) | Y | N | EWADC0 (EIE1.2) | PWADC0 (EIP1.2) |
| ADC0 Conversion Complete | 0x0053 | 10 | AD0INT (ADC0CN.5) | Y | N | EADC0 (EIE1.3) | PADC0 (EIP1.3) |
| Programmable Counter Array | 0x005B | 11 | CF (PCA0CN.7) CCFn (PCA0CN.n) | Y | N | EPCA0 (EIE1.4) | PPCA0 (EIP1.4) |
| Comparator0 | 0x0063 | 12 | CP0FIF (CPT0CN.4) CP0RIF (CPT0CN.5) | N | N | ECP0 (EIE1.5) | PCP0 (EIP1.5) |
| RESERVED | | | | | | | |
| RESERVED | | | | | | | |
| CS0 Conversion Com- plete | 0x007B | 15 | CS0INT (CS0CN.5) | N | N | ECSCPT (EIE2.0) | PSCCPT (EIP2.0) |
| CS0 Greater Than | 0x0083 | 16 | CS0CMPF (CS0CN.0) | N | N | ECSGRT (EIE2.1) | PSCGRT (EIP2.1) |

18.2. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described in this section. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



SFR Definition 18.6. EIP2: Extended Interrupt Priority 2

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|----------|----------|----------|----------|----------|--------|--------|
| Name | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | PSCGRT | PSCCPT |
| Туре | R | R | R | R | R | R | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0xF4

| Bit | Name | Function |
|-----|----------|--|
| 7:2 | Reserved | |
| 1 | PSCGRT | Capacitive Sense Greater Than Comparator Priority Control. |
| | | This bit sets the priority of the Capacitive Sense Greater Than Comparator interrupt. 0: CS0 Greater Than Comparator interrupt set to low priority level. 1: CS0 Greater Than Comparator set to high priority level. |
| 0 | PSCCPT | Capacitive Sense Conversion Complete Priority Control. |
| | | This bit sets the priority of the Capacitive Sense Conversion Complete interrupt. |
| | | 0: CS0 Conversion Complete set to low priority level. |
| | | 1: CS0 Conversion Complete set to high priority level. |



SFR Definition 21.2. RSTSRC: Reset Source

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|--------|--------|--------|--------|--------|--------|--------|
| Name | | FERROR | C0RSEF | SWRSF | WDTRSF | MCDRSF | PORSF | PINRSF |
| Туре | R | R | R/W | R/W | R | R/W | R/W | R |
| Reset | 0 | Varies |

SFR Address = 0xEF

| Bit | Name | Description | Write | Read |
|-------|------------|--|--|--|
| 7 | Unused | Unused. | Don't care. | 0 |
| 6 | FERROR | Flash Error Reset Flag. | N/A | Set to 1 if Flash read/write/erase error caused the last reset. |
| 5 | CORSEF | Comparator0 Reset Enable and Flag. | Writing a 1 enables Comparator0 as a reset source (active-low). | Set to 1 if Comparator0 caused the last reset. |
| 4 | SWRSF | Software Reset Force and Flag. | Writing a 1 forces a sys- tem reset. | Set to 1 if last reset was caused by a write to SWRSF. |
| 3 | WDTRSF | Watchdog Timer Reset Flag. | N/A | Set to 1 if Watchdog Timer overflow caused the last reset. |
| 2 | MCDRSF | Missing Clock Detector Enable and Flag. | Writing a 1 enables the Missing Clock Detector. The MCD triggers a reset if a missing clock condition is detected. | Set to 1 if Missing Clock Detector timeout caused the last reset. |
| 1 | PORSF | Power-On / V _{DD} Monitor Reset Flag, and V _{DD} monitor Reset Enable. | Writing a 1 enables the V_{DD} monitor as a reset source. Writing 1 to this bit before the V_{DD} monitor is enabled and stabilized may cause a system reset. | Set to 1 anytime a power- on or V _{DD} monitor reset occurs. When set to 1 all other RSTSRC flags are inde- terminate. |
| 0 | PINRSF | HW Pin Reset Flag. | N/A | Set to 1 if RST pin caused the last reset. |
| Note: | Do not use | read-modify-write operations on this | s register | 1 |



SFR Definition 22.3. OSCICN: Internal H-F Oscillator Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------|-------|---------|--------|-----|---|------|----------------|
| Name | IOSCEN | IFRDY | SUSPEND | STSYNC | SSE | | IFCN | I [1:0] |
| Туре | R/W | R | R/W | R | R/W | R | R/ | W |
| Reset | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0xB2

| Bit | Name | Function | | | |
|-----|-----------|---|--|--|--|
| 7 | IOSCEN | Internal H-F Oscillator Enable Bit. | | | |
| | | 0: Internal H-F Oscillator Disabled. | | | |
| | | 1: Internal H-F Oscillator Enabled. | | | |
| 6 | IFRDY | nternal H-F Oscillator Frequency Ready Flag. | | | |
| | | 0: Internal H-F Oscillator is not running at programmed frequency. | | | |
| | | 1: Internal H-F Oscillator is running at programmed frequency. | | | |
| 5 | SUSPEND | Internal Oscillator Suspend Enable Bit. | | | |
| | | Setting this bit to logic 1 places the internal oscillator in SUSPEND mode. The inter- nal oscillator resumes operation when one of the SUSPEND mode awakening events occurs. | | | |
| 4 | STSYNC | Suspend Timer Synchronization Bit. | | | |
| | | This bit is used to indicate when it is safe to read and write the registers associated with the suspend wake-up timer. If a suspend wake-up source other than Timer 2 has brought the oscillator out of suspend mode, it make take up to three timer clocks before the timer can be read or written. | | | |
| | | 0: Timer 2 registers can be read safely. | | | |
| | | 1: Timer 2 register reads and writes should not be performed. | | | |
| 3 | SSE | Spread Spectrum Enable. | | | |
| | | Spread spectrum enable bit. | | | |
| | | 0: Spread Spectrum clock dithering disabled. | | | |
| | | 1: Spread Spectrum clock dithering enabled. | | | |
| 2 | Unused | Read = 0b; Write = Don't Care | | | |
| 1:0 | IFCN[1:0] | Internal H-F Oscillator Frequency Divider Control Bits. | | | |
| | | 00: SYSCLK derived from Internal H-F Oscillator divided by 8. | | | |
| | | 01: SYSCLK derived from Internal H-F Oscillator divided by 4. | | | |
| | | 10: SYSCLK derived from Internal H-F Oscillator divided by 2. | | | |
| | | 11: SYSULK derived from internal H-F Oscillator divided by 1. | | | |



SFR Definition 24.1. CRC0CN: CRC0 Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-----|-----|-----|---------|----------|---------|-------|---------|
| Name | | | | CRC0SEL | CRC0INIT | CRC0VAL | CRC0P | NT[1:0] |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/ | W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0xCE

| Bit | Name | Function | | | |
|-----|--------------|--|--|--|--|
| 7:5 | Unused | Read = 000b; Write = Don't Care. | | | |
| 4 | CRC0SEL | CRC0 Polynomial Select Bit. | | | |
| | | This bit selects the CRC0 polynomial and result length (32-bit or 16-bit). | | | |
| | | 1: CRC0 uses the 32-bit polynomial 0x04C11DB7 for calculating the CRC result. | | | |
| 3 | CRC0INIT | CRC0 Result Initialization Bit. | | | |
| | | Writing a 1 to this bit initializes the entire CRC result based on CRC0VAL. | | | |
| 2 | CRC0VAL | CRC0 Set Value Initialization Bit. | | | |
| | | This bit selects the set value of the CRC result. | | | |
| | | 0: CRC result is set to 0x00000000 on write of 1 to CRC0INIT. | | | |
| | | 1: CRC result is set to 0xFFFFFFF on write of 1 to CRC0INIT. | | | |
| 1:0 | CRC0PNT[1:0] | CRC0 Result Pointer. | | | |
| | | Specifies the byte of the CRC result to be read/written on the next access to | | | |
| | | CRC0DAT. The value of these bits will auto-increment upon each read or write. For CRC0SEL $= 0$: | | | |
| | | 00° CRC0DAT accesses bits 7–0 of the 32-bit CRC result | | | |
| | | 01: CRC0DAT accesses bits 15–8 of the 32-bit CRC result. | | | |
| | | 10: CRC0DAT accesses bits 23–16 of the 32-bit CRC result. | | | |
| | | 11: CRC0DAT accesses bits 31–24 of the 32-bit CRC result. | | | |
| | | For CRC0SEL = 1: | | | |
| | | 00: CRC0DAT accesses bits 7–0 of the 16-bit CRC result. | | | |
| | | 01: CRC0DAT accesses bits 15–8 of the 16-bit CRC result. | | | |
| | | 10: CRC0DAT accesses bits 7–0 of the 16-bit CRC result. | | | |
| | | 11: CRC0DAT accesses bits 15–8 of the 16-bit CRC result. | | | |





* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





Figure 25.9. SPI Master Timing (CKPHA = 1)



28.2.2. 8-bit Timers with Auto-Reload

When T2SPLIT is set, Timer 2 operates as two 8-bit timers (TMR2H and TMR2L). Both 8-bit timers operate in auto-reload mode as shown in Figure 28.5. TMR2RLL holds the reload value for TMR2L; TMR2RLH holds the reload value for TMR2H. The TR2 bit in TMR2CN handles the run control for TMR2H. TMR2L is always running when configured for 8-bit Mode. Timer 2 can also be used in capture mode to capture rising edges of the Comparator 0 output.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 2 Clock Select bits (T2MH and T2ML in CKCON) select either SYSCLK or the clock defined by the Timer 2 External Clock Select bit (T2XCLK in TMR2CN), as follows:

| T2MH | T2XCLK | TMR2H Clock Source |
|------|--------|--------------------|
| 0 | 0 | SYSCLK / 12 |
| 0 | 1 | External Clock / 8 |
| 1 | Х | SYSCLK |

| T2ML | T2XCLK | TMR2L Clock Source |
|------|--------|--------------------|
| 0 | 0 | SYSCLK / 12 |
| 0 | 1 | External Clock / 8 |
| 1 | Х | SYSCLK |

The TF2H bit is set when TMR2H overflows from 0xFF to 0x00; the TF2L bit is set when TMR2L overflows from 0xFF to 0x00. When Timer 2 interrupts are enabled (IE.5), an interrupt is generated each time TMR2H overflows. If Timer 2 interrupts are enabled and TF2LEN (TMR2CN.5) is set, an interrupt is generated each time either TMR2L or TMR2H overflows. When TF2LEN is enabled, software must check the TF2H and TF2L flags to determine the source of the Timer 2 interrupt. The TF2H and TF2L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 28.5. Timer 2 8-Bit Mode Block Diagram



SFR Definition 28.11. TMR2L: Timer 2 Low Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|------------|---|---|---|---|---|---|---|
| Name | TMR2L[7:0] | | | | | | | |
| Туре | R/W | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SER Address – 0xCC | | | | | | | | |

| • • • • • | | | | | | | |
|-----------|------------|---|--|--|--|--|--|
| Bit | Name | Function | | | | | |
| 7:0 | TMR2L[7:0] | Timer 2 Low Byte. | | | | | |
| | | In 16-bit mode, the TMR2L register contains the low byte of the 16-bit Timer 2. In 8- bit mode, TMR2L contains the 8-bit low byte timer value. | | | | | |

SFR Definition 28.12. TMR2H Timer 2 High Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------------|---|---|---|---|---|---|---|
| Name | TMR2H[7:0] | | | | | | | |
| Туре | R/W | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0xCD

| Bit | Name | Function |
|-----|------------|---|
| 7:0 | TMR2H[7:0] | Timer 2 Low Byte. |
| | | In 16-bit mode, the TMR2H register contains the high byte of the 16-bit Timer 2. In 8- bit mode, TMR2H contains the 8-bit high byte timer value. |



30.2. C2CK Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging and Flash programming may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely "borrow" the C2CK (RST) and C2D pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in Figure 30.1.



Figure 30.1. Typical C2 Pin Sharing

The configuration in Figure 30.1 assumes the following:

- 1. The user input (b) cannot change state while the target device is halted.
- 2. The RST pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.

